]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/net/e1000e/netdev.c
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
caif: Add debug connection type for CAIF.
[net-next-2.6.git] / drivers / net / e1000e / netdev.c
CommitLineData
bc7f75fa
AK		 1/*******************************************************************************
2
3 Intel PRO/1000 Linux driver
451152d9 4 Copyright(c) 1999 - 2010 Intel Corporation.
bc7f75fa
AK		 5
6 This program is free software; you can redistribute it and/or modify it
7 under the terms and conditions of the GNU General Public License,
8 version 2, as published by the Free Software Foundation.
9
10 This program is distributed in the hope it will be useful, but WITHOUT
11 ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12 FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
13 more details.
14
15 You should have received a copy of the GNU General Public License along with
16 this program; if not, write to the Free Software Foundation, Inc.,
17 51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
18
19 The full GNU General Public License is included in this distribution in
20 the file called "COPYING".
21
22 Contact Information:
23 Linux NICS <linux.nics@intel.com>
24 e1000-devel Mailing List <e1000-devel@lists.sourceforge.net>
25 Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
26
27*******************************************************************************/
28
8544b9f7
BA		 29#define pr_fmt(fmt) KBUILD_MODNAME ": " fmt
30
bc7f75fa
AK		 31#include <linux/module.h>
32#include <linux/types.h>
33#include <linux/init.h>
34#include <linux/pci.h>
35#include <linux/vmalloc.h>
36#include <linux/pagemap.h>
37#include <linux/delay.h>
38#include <linux/netdevice.h>
39#include <linux/tcp.h>
40#include <linux/ipv6.h>
5a0e3ad6 41#include <linux/slab.h>
bc7f75fa
AK		 42#include <net/checksum.h>
43#include <net/ip6_checksum.h>
44#include <linux/mii.h>
45#include <linux/ethtool.h>
46#include <linux/if_vlan.h>
47#include <linux/cpu.h>
48#include <linux/smp.h>
97ac8cae 49#include <linux/pm_qos_params.h>
23606cf5 50#include <linux/pm_runtime.h>
111b9dc5 51#include <linux/aer.h>
bc7f75fa
AK		 52
53#include "e1000.h"
54
c14c643b
BA		 55#define DRV_EXTRAVERSION "-k2"
56
57#define DRV_VERSION "1.2.7" DRV_EXTRAVERSION
bc7f75fa
AK		 58char e1000e_driver_name[] = "e1000e";
59const char e1000e_driver_version[] = DRV_VERSION;
60
61static const struct e1000_info *e1000_info_tbl[] = {
62 [board_82571] = &e1000_82571_info,
63 [board_82572] = &e1000_82572_info,
64 [board_82573] = &e1000_82573_info,
4662e82b 65 [board_82574] = &e1000_82574_info,
8c81c9c3 66 [board_82583] = &e1000_82583_info,
bc7f75fa
AK		 67 [board_80003es2lan] = &e1000_es2_info,
68 [board_ich8lan] = &e1000_ich8_info,
69 [board_ich9lan] = &e1000_ich9_info,
f4187b56 70 [board_ich10lan] = &e1000_ich10_info,
a4f58f54 71 [board_pchlan] = &e1000_pch_info,
d3738bb8 72 [board_pch2lan] = &e1000_pch2_info,
bc7f75fa
AK		 73};
74
84f4ee90
TI		 75struct e1000_reg_info {
76 u32 ofs;
77 char *name;
78};
79
80#define E1000_RDFH 0x02410 /* Rx Data FIFO Head - RW */
81#define E1000_RDFT 0x02418 /* Rx Data FIFO Tail - RW */
82#define E1000_RDFHS 0x02420 /* Rx Data FIFO Head Saved - RW */
83#define E1000_RDFTS 0x02428 /* Rx Data FIFO Tail Saved - RW */
84#define E1000_RDFPC 0x02430 /* Rx Data FIFO Packet Count - RW */
85
86#define E1000_TDFH 0x03410 /* Tx Data FIFO Head - RW */
87#define E1000_TDFT 0x03418 /* Tx Data FIFO Tail - RW */
88#define E1000_TDFHS 0x03420 /* Tx Data FIFO Head Saved - RW */
89#define E1000_TDFTS 0x03428 /* Tx Data FIFO Tail Saved - RW */
90#define E1000_TDFPC 0x03430 /* Tx Data FIFO Packet Count - RW */
91
92static const struct e1000_reg_info e1000_reg_info_tbl[] = {
93
94 /* General Registers */
95 {E1000_CTRL, "CTRL"},
96 {E1000_STATUS, "STATUS"},
97 {E1000_CTRL_EXT, "CTRL_EXT"},
98
99 /* Interrupt Registers */
100 {E1000_ICR, "ICR"},
101
102 /* RX Registers */
103 {E1000_RCTL, "RCTL"},
104 {E1000_RDLEN, "RDLEN"},
105 {E1000_RDH, "RDH"},
106 {E1000_RDT, "RDT"},
107 {E1000_RDTR, "RDTR"},
108 {E1000_RXDCTL(0), "RXDCTL"},
109 {E1000_ERT, "ERT"},
110 {E1000_RDBAL, "RDBAL"},
111 {E1000_RDBAH, "RDBAH"},
112 {E1000_RDFH, "RDFH"},
113 {E1000_RDFT, "RDFT"},
114 {E1000_RDFHS, "RDFHS"},
115 {E1000_RDFTS, "RDFTS"},
116 {E1000_RDFPC, "RDFPC"},
117
118 /* TX Registers */
119 {E1000_TCTL, "TCTL"},
120 {E1000_TDBAL, "TDBAL"},
121 {E1000_TDBAH, "TDBAH"},
122 {E1000_TDLEN, "TDLEN"},
123 {E1000_TDH, "TDH"},
124 {E1000_TDT, "TDT"},
125 {E1000_TIDV, "TIDV"},
126 {E1000_TXDCTL(0), "TXDCTL"},
127 {E1000_TADV, "TADV"},
128 {E1000_TARC(0), "TARC"},
129 {E1000_TDFH, "TDFH"},
130 {E1000_TDFT, "TDFT"},
131 {E1000_TDFHS, "TDFHS"},
132 {E1000_TDFTS, "TDFTS"},
133 {E1000_TDFPC, "TDFPC"},
134
135 /* List Terminator */
136 {}
137};
138
139/*
140 * e1000_regdump - register printout routine
141 */
142static void e1000_regdump(struct e1000_hw *hw, struct e1000_reg_info *reginfo)
143{
144 int n = 0;
145 char rname[16];
146 u32 regs[8];
147
148 switch (reginfo->ofs) {
149 case E1000_RXDCTL(0):
150 for (n = 0; n < 2; n++)
151 regs[n] = __er32(hw, E1000_RXDCTL(n));
152 break;
153 case E1000_TXDCTL(0):
154 for (n = 0; n < 2; n++)
155 regs[n] = __er32(hw, E1000_TXDCTL(n));
156 break;
157 case E1000_TARC(0):
158 for (n = 0; n < 2; n++)
159 regs[n] = __er32(hw, E1000_TARC(n));
160 break;
161 default:
162 printk(KERN_INFO "%-15s %08x\n",
163 reginfo->name, __er32(hw, reginfo->ofs));
164 return;
165 }
166
167 snprintf(rname, 16, "%s%s", reginfo->name, "[0-1]");
168 printk(KERN_INFO "%-15s ", rname);
169 for (n = 0; n < 2; n++)
170 printk(KERN_CONT "%08x ", regs[n]);
171 printk(KERN_CONT "\n");
172}
173
174
175/*
176 * e1000e_dump - Print registers, tx-ring and rx-ring
177 */
178static void e1000e_dump(struct e1000_adapter *adapter)
179{
180 struct net_device *netdev = adapter->netdev;
181 struct e1000_hw *hw = &adapter->hw;
182 struct e1000_reg_info *reginfo;
183 struct e1000_ring *tx_ring = adapter->tx_ring;
184 struct e1000_tx_desc *tx_desc;
185 struct my_u0 { u64 a; u64 b; } *u0;
186 struct e1000_buffer *buffer_info;
187 struct e1000_ring *rx_ring = adapter->rx_ring;
188 union e1000_rx_desc_packet_split *rx_desc_ps;
189 struct e1000_rx_desc *rx_desc;
190 struct my_u1 { u64 a; u64 b; u64 c; u64 d; } *u1;
191 u32 staterr;
192 int i = 0;
193
194 if (!netif_msg_hw(adapter))
195 return;
196
197 /* Print netdevice Info */
198 if (netdev) {
199 dev_info(&adapter->pdev->dev, "Net device Info\n");
200 printk(KERN_INFO "Device Name state "
201 "trans_start last_rx\n");
202 printk(KERN_INFO "%-15s %016lX %016lX %016lX\n",
203 netdev->name,
204 netdev->state,
205 netdev->trans_start,
206 netdev->last_rx);
207 }
208
209 /* Print Registers */
210 dev_info(&adapter->pdev->dev, "Register Dump\n");
211 printk(KERN_INFO " Register Name Value\n");
212 for (reginfo = (struct e1000_reg_info *)e1000_reg_info_tbl;
213 reginfo->name; reginfo++) {
214 e1000_regdump(hw, reginfo);
215 }
216
217 /* Print TX Ring Summary */
218 if (!netdev || !netif_running(netdev))
219 goto exit;
220
221 dev_info(&adapter->pdev->dev, "TX Rings Summary\n");
222 printk(KERN_INFO "Queue [NTU] [NTC] [bi(ntc)->dma ]"
223 " leng ntw timestamp\n");
224 buffer_info = &tx_ring->buffer_info[tx_ring->next_to_clean];
225 printk(KERN_INFO " %5d %5X %5X %016llX %04X %3X %016llX\n",
226 0, tx_ring->next_to_use, tx_ring->next_to_clean,
227 (u64)buffer_info->dma,
228 buffer_info->length,
229 buffer_info->next_to_watch,
230 (u64)buffer_info->time_stamp);
231
232 /* Print TX Rings */
233 if (!netif_msg_tx_done(adapter))
234 goto rx_ring_summary;
235
236 dev_info(&adapter->pdev->dev, "TX Rings Dump\n");
237
238 /* Transmit Descriptor Formats - DEXT[29] is 0 (Legacy) or 1 (Extended)
239 *
240 * Legacy Transmit Descriptor
241 * +--------------------------------------------------------------+
242 * 0 | Buffer Address [63:0] (Reserved on Write Back) |
243 * +--------------------------------------------------------------+
244 * 8 | Special | CSS | Status | CMD | CSO | Length |
245 * +--------------------------------------------------------------+
246 * 63 48 47 36 35 32 31 24 23 16 15 0
247 *
248 * Extended Context Descriptor (DTYP=0x0) for TSO or checksum offload
249 * 63 48 47 40 39 32 31 16 15 8 7 0
250 * +----------------------------------------------------------------+
251 * 0 | TUCSE | TUCS0 | TUCSS | IPCSE | IPCS0 | IPCSS |
252 * +----------------------------------------------------------------+
253 * 8 | MSS | HDRLEN | RSV | STA | TUCMD | DTYP | PAYLEN |
254 * +----------------------------------------------------------------+
255 * 63 48 47 40 39 36 35 32 31 24 23 20 19 0
256 *
257 * Extended Data Descriptor (DTYP=0x1)
258 * +----------------------------------------------------------------+
259 * 0 | Buffer Address [63:0] |
260 * +----------------------------------------------------------------+
261 * 8 | VLAN tag | POPTS | Rsvd | Status | Command | DTYP | DTALEN |
262 * +----------------------------------------------------------------+
263 * 63 48 47 40 39 36 35 32 31 24 23 20 19 0
264 */
265 printk(KERN_INFO "Tl[desc] [address 63:0 ] [SpeCssSCmCsLen]"
266 " [bi->dma ] leng ntw timestamp bi->skb "
267 "<-- Legacy format\n");
268 printk(KERN_INFO "Tc[desc] [Ce CoCsIpceCoS] [MssHlRSCm0Plen]"
269 " [bi->dma ] leng ntw timestamp bi->skb "
270 "<-- Ext Context format\n");
271 printk(KERN_INFO "Td[desc] [address 63:0 ] [VlaPoRSCm1Dlen]"
272 " [bi->dma ] leng ntw timestamp bi->skb "
273 "<-- Ext Data format\n");
274 for (i = 0; tx_ring->desc && (i < tx_ring->count); i++) {
275 tx_desc = E1000_TX_DESC(*tx_ring, i);
276 buffer_info = &tx_ring->buffer_info[i];
277 u0 = (struct my_u0 *)tx_desc;
278 printk(KERN_INFO "T%c[0x%03X] %016llX %016llX %016llX "
279 "%04X %3X %016llX %p",
280 (!(le64_to_cpu(u0->b) & (1<<29)) ? 'l' :
281 ((le64_to_cpu(u0->b) & (1<<20)) ? 'd' : 'c')), i,
282 le64_to_cpu(u0->a), le64_to_cpu(u0->b),
283 (u64)buffer_info->dma, buffer_info->length,
284 buffer_info->next_to_watch, (u64)buffer_info->time_stamp,
285 buffer_info->skb);
286 if (i == tx_ring->next_to_use && i == tx_ring->next_to_clean)
287 printk(KERN_CONT " NTC/U\n");
288 else if (i == tx_ring->next_to_use)
289 printk(KERN_CONT " NTU\n");
290 else if (i == tx_ring->next_to_clean)
291 printk(KERN_CONT " NTC\n");
292 else
293 printk(KERN_CONT "\n");
294
295 if (netif_msg_pktdata(adapter) && buffer_info->dma != 0)
296 print_hex_dump(KERN_INFO, "", DUMP_PREFIX_ADDRESS,
297 16, 1, phys_to_virt(buffer_info->dma),
298 buffer_info->length, true);
299 }
300
301 /* Print RX Rings Summary */
302rx_ring_summary:
303 dev_info(&adapter->pdev->dev, "RX Rings Summary\n");
304 printk(KERN_INFO "Queue [NTU] [NTC]\n");
305 printk(KERN_INFO " %5d %5X %5X\n", 0,
306 rx_ring->next_to_use, rx_ring->next_to_clean);
307
308 /* Print RX Rings */
309 if (!netif_msg_rx_status(adapter))
310 goto exit;
311
312 dev_info(&adapter->pdev->dev, "RX Rings Dump\n");
313 switch (adapter->rx_ps_pages) {
314 case 1:
315 case 2:
316 case 3:
317 /* [Extended] Packet Split Receive Descriptor Format
318 *
319 * +-----------------------------------------------------+
320 * 0 | Buffer Address 0 [63:0] |
321 * +-----------------------------------------------------+
322 * 8 | Buffer Address 1 [63:0] |
323 * +-----------------------------------------------------+
324 * 16 | Buffer Address 2 [63:0] |
325 * +-----------------------------------------------------+
326 * 24 | Buffer Address 3 [63:0] |
327 * +-----------------------------------------------------+
328 */
329 printk(KERN_INFO "R [desc] [buffer 0 63:0 ] "
330 "[buffer 1 63:0 ] "
331 "[buffer 2 63:0 ] [buffer 3 63:0 ] [bi->dma ] "
332 "[bi->skb] <-- Ext Pkt Split format\n");
333 /* [Extended] Receive Descriptor (Write-Back) Format
334 *
335 * 63 48 47 32 31 13 12 8 7 4 3 0
336 * +------------------------------------------------------+
337 * 0 | Packet | IP | Rsvd | MRQ | Rsvd | MRQ RSS |
338 * | Checksum | Ident | | Queue | | Type |
339 * +------------------------------------------------------+
340 * 8 | VLAN Tag | Length | Extended Error | Extended Status |
341 * +------------------------------------------------------+
342 * 63 48 47 32 31 20 19 0
343 */
344 printk(KERN_INFO "RWB[desc] [ck ipid mrqhsh] "
345 "[vl l0 ee es] "
346 "[ l3 l2 l1 hs] [reserved ] ---------------- "
347 "[bi->skb] <-- Ext Rx Write-Back format\n");
348 for (i = 0; i < rx_ring->count; i++) {
349 buffer_info = &rx_ring->buffer_info[i];
350 rx_desc_ps = E1000_RX_DESC_PS(*rx_ring, i);
351 u1 = (struct my_u1 *)rx_desc_ps;
352 staterr =
353 le32_to_cpu(rx_desc_ps->wb.middle.status_error);
354 if (staterr & E1000_RXD_STAT_DD) {
355 /* Descriptor Done */
356 printk(KERN_INFO "RWB[0x%03X] %016llX "
357 "%016llX %016llX %016llX "
358 "---------------- %p", i,
359 le64_to_cpu(u1->a),
360 le64_to_cpu(u1->b),
361 le64_to_cpu(u1->c),
362 le64_to_cpu(u1->d),
363 buffer_info->skb);
364 } else {
365 printk(KERN_INFO "R [0x%03X] %016llX "
366 "%016llX %016llX %016llX %016llX %p", i,
367 le64_to_cpu(u1->a),
368 le64_to_cpu(u1->b),
369 le64_to_cpu(u1->c),
370 le64_to_cpu(u1->d),
371 (u64)buffer_info->dma,
372 buffer_info->skb);
373
374 if (netif_msg_pktdata(adapter))
375 print_hex_dump(KERN_INFO, "",
376 DUMP_PREFIX_ADDRESS, 16, 1,
377 phys_to_virt(buffer_info->dma),
378 adapter->rx_ps_bsize0, true);
379 }
380
381 if (i == rx_ring->next_to_use)
382 printk(KERN_CONT " NTU\n");
383 else if (i == rx_ring->next_to_clean)
384 printk(KERN_CONT " NTC\n");
385 else
386 printk(KERN_CONT "\n");
387 }
388 break;
389 default:
390 case 0:
391 /* Legacy Receive Descriptor Format
392 *
393 * +-----------------------------------------------------+
394 * | Buffer Address [63:0] |
395 * +-----------------------------------------------------+
396 * | VLAN Tag | Errors | Status 0 | Packet csum | Length |
397 * +-----------------------------------------------------+
398 * 63 48 47 40 39 32 31 16 15 0
399 */
400 printk(KERN_INFO "Rl[desc] [address 63:0 ] "
401 "[vl er S cks ln] [bi->dma ] [bi->skb] "
402 "<-- Legacy format\n");
403 for (i = 0; rx_ring->desc && (i < rx_ring->count); i++) {
404 rx_desc = E1000_RX_DESC(*rx_ring, i);
405 buffer_info = &rx_ring->buffer_info[i];
406 u0 = (struct my_u0 *)rx_desc;
407 printk(KERN_INFO "Rl[0x%03X] %016llX %016llX "
408 "%016llX %p",
409 i, le64_to_cpu(u0->a), le64_to_cpu(u0->b),
410 (u64)buffer_info->dma, buffer_info->skb);
411 if (i == rx_ring->next_to_use)
412 printk(KERN_CONT " NTU\n");
413 else if (i == rx_ring->next_to_clean)
414 printk(KERN_CONT " NTC\n");
415 else
416 printk(KERN_CONT "\n");
417
418 if (netif_msg_pktdata(adapter))
419 print_hex_dump(KERN_INFO, "",
420 DUMP_PREFIX_ADDRESS,
421 16, 1, phys_to_virt(buffer_info->dma),
422 adapter->rx_buffer_len, true);
423 }
424 }
425
426exit:
427 return;
428}
429
bc7f75fa
AK		 430/**
431 * e1000_desc_unused - calculate if we have unused descriptors
432 **/
433static int e1000_desc_unused(struct e1000_ring *ring)
434{
435 if (ring->next_to_clean > ring->next_to_use)
436 return ring->next_to_clean - ring->next_to_use - 1;
437
438 return ring->count + ring->next_to_clean - ring->next_to_use - 1;
439}
440
441/**
ad68076e 442 * e1000_receive_skb - helper function to handle Rx indications
bc7f75fa
AK		 443 * @adapter: board private structure
444 * @status: descriptor status field as written by hardware
445 * @vlan: descriptor vlan field as written by hardware (no le/be conversion)
446 * @skb: pointer to sk_buff to be indicated to stack
447 **/
448static void e1000_receive_skb(struct e1000_adapter *adapter,
449 struct net_device *netdev,
450 struct sk_buff *skb,
a39fe742 451 u8 status, __le16 vlan)
bc7f75fa
AK		 452{
453 skb->protocol = eth_type_trans(skb, netdev);
454
455 if (adapter->vlgrp && (status & E1000_RXD_STAT_VP))
c405b828
HX		 456 vlan_gro_receive(&adapter->napi, adapter->vlgrp,
457 le16_to_cpu(vlan), skb);
bc7f75fa 458 else
89c88b16 459 napi_gro_receive(&adapter->napi, skb);
bc7f75fa
AK		 460}
461
462/**
463 * e1000_rx_checksum - Receive Checksum Offload for 82543
464 * @adapter: board private structure
465 * @status_err: receive descriptor status and error fields
466 * @csum: receive descriptor csum field
467 * @sk_buff: socket buffer with received data
468 **/
469static void e1000_rx_checksum(struct e1000_adapter *adapter, u32 status_err,
470 u32 csum, struct sk_buff *skb)
471{
472 u16 status = (u16)status_err;
473 u8 errors = (u8)(status_err >> 24);
474 skb->ip_summed = CHECKSUM_NONE;
475
476 /* Ignore Checksum bit is set */
477 if (status & E1000_RXD_STAT_IXSM)
478 return;
479 /* TCP/UDP checksum error bit is set */
480 if (errors & E1000_RXD_ERR_TCPE) {
481 /* let the stack verify checksum errors */
482 adapter->hw_csum_err++;
483 return;
484 }
485
486 /* TCP/UDP Checksum has not been calculated */
487 if (!(status & (E1000_RXD_STAT_TCPCS | E1000_RXD_STAT_UDPCS)))
488 return;
489
490 /* It must be a TCP or UDP packet with a valid checksum */
491 if (status & E1000_RXD_STAT_TCPCS) {
492 /* TCP checksum is good */
493 skb->ip_summed = CHECKSUM_UNNECESSARY;
494 } else {
ad68076e
BA		 495 /*
496 * IP fragment with UDP payload
497 * Hardware complements the payload checksum, so we undo it
bc7f75fa
AK		 498 * and then put the value in host order for further stack use.
499 */
a39fe742
AV		 500 __sum16 sum = (__force __sum16)htons(csum);
501 skb->csum = csum_unfold(~sum);
bc7f75fa
AK		 502 skb->ip_summed = CHECKSUM_COMPLETE;
503 }
504 adapter->hw_csum_good++;
505}
506
507/**
508 * e1000_alloc_rx_buffers - Replace used receive buffers; legacy & extended
509 * @adapter: address of board private structure
510 **/
511static void e1000_alloc_rx_buffers(struct e1000_adapter *adapter,
512 int cleaned_count)
513{
514 struct net_device *netdev = adapter->netdev;
515 struct pci_dev *pdev = adapter->pdev;
516 struct e1000_ring *rx_ring = adapter->rx_ring;
517 struct e1000_rx_desc *rx_desc;
518 struct e1000_buffer *buffer_info;
519 struct sk_buff *skb;
520 unsigned int i;
89d71a66 521 unsigned int bufsz = adapter->rx_buffer_len;
bc7f75fa
AK		 522
523 i = rx_ring->next_to_use;
524 buffer_info = &rx_ring->buffer_info[i];
525
526 while (cleaned_count--) {
527 skb = buffer_info->skb;
528 if (skb) {
529 skb_trim(skb, 0);
530 goto map_skb;
531 }
532
89d71a66 533 skb = netdev_alloc_skb_ip_align(netdev, bufsz);
bc7f75fa
AK		 534 if (!skb) {
535 /* Better luck next round */
536 adapter->alloc_rx_buff_failed++;
537 break;
538 }
539
bc7f75fa
AK		 540 buffer_info->skb = skb;
541map_skb:
0be3f55f 542 buffer_info->dma = dma_map_single(&pdev->dev, skb->data,
bc7f75fa 543 adapter->rx_buffer_len,
0be3f55f
NN		 544 DMA_FROM_DEVICE);
545 if (dma_mapping_error(&pdev->dev, buffer_info->dma)) {
bc7f75fa
AK		 546 dev_err(&pdev->dev, "RX DMA map failed\n");
547 adapter->rx_dma_failed++;
548 break;
549 }
550
551 rx_desc = E1000_RX_DESC(*rx_ring, i);
552 rx_desc->buffer_addr = cpu_to_le64(buffer_info->dma);
553
50849d79
TH		 554 if (unlikely(!(i & (E1000_RX_BUFFER_WRITE - 1)))) {
555 /*
556 * Force memory writes to complete before letting h/w
557 * know there are new descriptors to fetch. (Only
558 * applicable for weak-ordered memory model archs,
559 * such as IA-64).
560 */
561 wmb();
562 writel(i, adapter->hw.hw_addr + rx_ring->tail);
563 }
bc7f75fa
AK		 564 i++;
565 if (i == rx_ring->count)
566 i = 0;
567 buffer_info = &rx_ring->buffer_info[i];
568 }
569
50849d79 570 rx_ring->next_to_use = i;
bc7f75fa
AK		 571}
572
573/**
574 * e1000_alloc_rx_buffers_ps - Replace used receive buffers; packet split
575 * @adapter: address of board private structure
576 **/
577static void e1000_alloc_rx_buffers_ps(struct e1000_adapter *adapter,
578 int cleaned_count)
579{
580 struct net_device *netdev = adapter->netdev;
581 struct pci_dev *pdev = adapter->pdev;
582 union e1000_rx_desc_packet_split *rx_desc;
583 struct e1000_ring *rx_ring = adapter->rx_ring;
584 struct e1000_buffer *buffer_info;
585 struct e1000_ps_page *ps_page;
586 struct sk_buff *skb;
587 unsigned int i, j;
588
589 i = rx_ring->next_to_use;
590 buffer_info = &rx_ring->buffer_info[i];
591
592 while (cleaned_count--) {
593 rx_desc = E1000_RX_DESC_PS(*rx_ring, i);
594
595 for (j = 0; j < PS_PAGE_BUFFERS; j++) {
47f44e40
AK		 596 ps_page = &buffer_info->ps_pages[j];
597 if (j >= adapter->rx_ps_pages) {
598 /* all unused desc entries get hw null ptr */
a39fe742 599 rx_desc->read.buffer_addr[j+1] = ~cpu_to_le64(0);
47f44e40
AK		 600 continue;
601 }
602 if (!ps_page->page) {
603 ps_page->page = alloc_page(GFP_ATOMIC);
bc7f75fa 604 if (!ps_page->page) {
47f44e40
AK		 605 adapter->alloc_rx_buff_failed++;
606 goto no_buffers;
607 }
0be3f55f
NN		 608 ps_page->dma = dma_map_page(&pdev->dev,
609 ps_page->page,
610 0, PAGE_SIZE,
611 DMA_FROM_DEVICE);
612 if (dma_mapping_error(&pdev->dev,
613 ps_page->dma)) {
47f44e40
AK		 614 dev_err(&adapter->pdev->dev,
615 "RX DMA page map failed\n");
616 adapter->rx_dma_failed++;
617 goto no_buffers;
bc7f75fa 618 }
bc7f75fa 619 }
47f44e40
AK		 620 /*
621 * Refresh the desc even if buffer_addrs
622 * didn't change because each write-back
623 * erases this info.
624 */
625 rx_desc->read.buffer_addr[j+1] =
626 cpu_to_le64(ps_page->dma);
bc7f75fa
AK		 627 }
628
89d71a66
ED		 629 skb = netdev_alloc_skb_ip_align(netdev,
630 adapter->rx_ps_bsize0);
bc7f75fa
AK		 631
632 if (!skb) {
633 adapter->alloc_rx_buff_failed++;
634 break;
635 }
636
bc7f75fa 637 buffer_info->skb = skb;
0be3f55f 638 buffer_info->dma = dma_map_single(&pdev->dev, skb->data,
bc7f75fa 639 adapter->rx_ps_bsize0,
0be3f55f
NN		 640 DMA_FROM_DEVICE);
641 if (dma_mapping_error(&pdev->dev, buffer_info->dma)) {
bc7f75fa
AK		 642 dev_err(&pdev->dev, "RX DMA map failed\n");
643 adapter->rx_dma_failed++;
644 /* cleanup skb */
645 dev_kfree_skb_any(skb);
646 buffer_info->skb = NULL;
647 break;
648 }
649
650 rx_desc->read.buffer_addr[0] = cpu_to_le64(buffer_info->dma);
651
50849d79
TH		 652 if (unlikely(!(i & (E1000_RX_BUFFER_WRITE - 1)))) {
653 /*
654 * Force memory writes to complete before letting h/w
655 * know there are new descriptors to fetch. (Only
656 * applicable for weak-ordered memory model archs,
657 * such as IA-64).
658 */
659 wmb();
660 writel(i<<1, adapter->hw.hw_addr + rx_ring->tail);
661 }
662
bc7f75fa
AK		 663 i++;
664 if (i == rx_ring->count)
665 i = 0;
666 buffer_info = &rx_ring->buffer_info[i];
667 }
668
669no_buffers:
50849d79 670 rx_ring->next_to_use = i;
bc7f75fa
AK		 671}
672
97ac8cae
BA		 673/**
674 * e1000_alloc_jumbo_rx_buffers - Replace used jumbo receive buffers
675 * @adapter: address of board private structure
97ac8cae
BA		 676 * @cleaned_count: number of buffers to allocate this pass
677 **/
678
679static void e1000_alloc_jumbo_rx_buffers(struct e1000_adapter *adapter,
680 int cleaned_count)
681{
682 struct net_device *netdev = adapter->netdev;
683 struct pci_dev *pdev = adapter->pdev;
684 struct e1000_rx_desc *rx_desc;
685 struct e1000_ring *rx_ring = adapter->rx_ring;
686 struct e1000_buffer *buffer_info;
687 struct sk_buff *skb;
688 unsigned int i;
89d71a66 689 unsigned int bufsz = 256 - 16 /* for skb_reserve */;
97ac8cae
BA		 690
691 i = rx_ring->next_to_use;
692 buffer_info = &rx_ring->buffer_info[i];
693
694 while (cleaned_count--) {
695 skb = buffer_info->skb;
696 if (skb) {
697 skb_trim(skb, 0);
698 goto check_page;
699 }
700
89d71a66 701 skb = netdev_alloc_skb_ip_align(netdev, bufsz);
97ac8cae
BA		 702 if (unlikely(!skb)) {
703 /* Better luck next round */
704 adapter->alloc_rx_buff_failed++;
705 break;
706 }
707
97ac8cae
BA		 708 buffer_info->skb = skb;
709check_page:
710 /* allocate a new page if necessary */
711 if (!buffer_info->page) {
712 buffer_info->page = alloc_page(GFP_ATOMIC);
713 if (unlikely(!buffer_info->page)) {
714 adapter->alloc_rx_buff_failed++;
715 break;
716 }
717 }
718
719 if (!buffer_info->dma)
0be3f55f 720 buffer_info->dma = dma_map_page(&pdev->dev,
97ac8cae
BA		 721 buffer_info->page, 0,
722 PAGE_SIZE,
0be3f55f 723 DMA_FROM_DEVICE);
97ac8cae
BA		 724
725 rx_desc = E1000_RX_DESC(*rx_ring, i);
726 rx_desc->buffer_addr = cpu_to_le64(buffer_info->dma);
727
728 if (unlikely(++i == rx_ring->count))
729 i = 0;
730 buffer_info = &rx_ring->buffer_info[i];
731 }
732
733 if (likely(rx_ring->next_to_use != i)) {
734 rx_ring->next_to_use = i;
735 if (unlikely(i-- == 0))
736 i = (rx_ring->count - 1);
737
738 /* Force memory writes to complete before letting h/w
739 * know there are new descriptors to fetch. (Only
740 * applicable for weak-ordered memory model archs,
741 * such as IA-64). */
742 wmb();
743 writel(i, adapter->hw.hw_addr + rx_ring->tail);
744 }
745}
746
bc7f75fa
AK		 747/**
748 * e1000_clean_rx_irq - Send received data up the network stack; legacy
749 * @adapter: board private structure
750 *
751 * the return value indicates whether actual cleaning was done, there
752 * is no guarantee that everything was cleaned
753 **/
754static bool e1000_clean_rx_irq(struct e1000_adapter *adapter,
755 int *work_done, int work_to_do)
756{
757 struct net_device *netdev = adapter->netdev;
758 struct pci_dev *pdev = adapter->pdev;
3bb99fe2 759 struct e1000_hw *hw = &adapter->hw;
bc7f75fa
AK		 760 struct e1000_ring *rx_ring = adapter->rx_ring;
761 struct e1000_rx_desc *rx_desc, *next_rxd;
762 struct e1000_buffer *buffer_info, *next_buffer;
763 u32 length;
764 unsigned int i;
765 int cleaned_count = 0;
766 bool cleaned = 0;
767 unsigned int total_rx_bytes = 0, total_rx_packets = 0;
768
769 i = rx_ring->next_to_clean;
770 rx_desc = E1000_RX_DESC(*rx_ring, i);
771 buffer_info = &rx_ring->buffer_info[i];
772
773 while (rx_desc->status & E1000_RXD_STAT_DD) {
774 struct sk_buff *skb;
775 u8 status;
776
777 if (*work_done >= work_to_do)
778 break;
779 (*work_done)++;
780
781 status = rx_desc->status;
782 skb = buffer_info->skb;
783 buffer_info->skb = NULL;
784
785 prefetch(skb->data - NET_IP_ALIGN);
786
787 i++;
788 if (i == rx_ring->count)
789 i = 0;
790 next_rxd = E1000_RX_DESC(*rx_ring, i);
791 prefetch(next_rxd);
792
793 next_buffer = &rx_ring->buffer_info[i];
794
795 cleaned = 1;
796 cleaned_count++;
0be3f55f 797 dma_unmap_single(&pdev->dev,
bc7f75fa
AK		 798 buffer_info->dma,
799 adapter->rx_buffer_len,
0be3f55f 800 DMA_FROM_DEVICE);
bc7f75fa
AK		 801 buffer_info->dma = 0;
802
803 length = le16_to_cpu(rx_desc->length);
804
b94b5028
JB		 805 /*
806 * !EOP means multiple descriptors were used to store a single
807 * packet, if that's the case we need to toss it. In fact, we
808 * need to toss every packet with the EOP bit clear and the
809 * next frame that _does_ have the EOP bit set, as it is by
810 * definition only a frame fragment
811 */
812 if (unlikely(!(status & E1000_RXD_STAT_EOP)))
813 adapter->flags2 |= FLAG2_IS_DISCARDING;
814
815 if (adapter->flags2 & FLAG2_IS_DISCARDING) {
bc7f75fa 816 /* All receives must fit into a single buffer */
3bb99fe2 817 e_dbg("Receive packet consumed multiple buffers\n");
bc7f75fa
AK		 818 /* recycle */
819 buffer_info->skb = skb;
b94b5028
JB		 820 if (status & E1000_RXD_STAT_EOP)
821 adapter->flags2 &= ~FLAG2_IS_DISCARDING;
bc7f75fa
AK		 822 goto next_desc;
823 }
824
825 if (rx_desc->errors & E1000_RXD_ERR_FRAME_ERR_MASK) {
826 /* recycle */
827 buffer_info->skb = skb;
828 goto next_desc;
829 }
830
eb7c3adb
JK		 831 /* adjust length to remove Ethernet CRC */
832 if (!(adapter->flags2 & FLAG2_CRC_STRIPPING))
833 length -= 4;
834
bc7f75fa
AK		 835 total_rx_bytes += length;
836 total_rx_packets++;
837
ad68076e
BA		 838 /*
839 * code added for copybreak, this should improve
bc7f75fa 840 * performance for small packets with large amounts
ad68076e
BA		 841 * of reassembly being done in the stack
842 */
bc7f75fa
AK		 843 if (length < copybreak) {
844 struct sk_buff *new_skb =
89d71a66 845 netdev_alloc_skb_ip_align(netdev, length);
bc7f75fa 846 if (new_skb) {
808ff676
BA		 847 skb_copy_to_linear_data_offset(new_skb,
848 -NET_IP_ALIGN,
849 (skb->data -
850 NET_IP_ALIGN),
851 (length +
852 NET_IP_ALIGN));
bc7f75fa
AK		 853 /* save the skb in buffer_info as good */
854 buffer_info->skb = skb;
855 skb = new_skb;
856 }
857 /* else just continue with the old one */
858 }
859 /* end copybreak code */
860 skb_put(skb, length);
861
862 /* Receive Checksum Offload */
863 e1000_rx_checksum(adapter,
864 (u32)(status) |
865 ((u32)(rx_desc->errors) << 24),
866 le16_to_cpu(rx_desc->csum), skb);
867
868 e1000_receive_skb(adapter, netdev, skb,status,rx_desc->special);
869
870next_desc:
871 rx_desc->status = 0;
872
873 /* return some buffers to hardware, one at a time is too slow */
874 if (cleaned_count >= E1000_RX_BUFFER_WRITE) {
875 adapter->alloc_rx_buf(adapter, cleaned_count);
876 cleaned_count = 0;
877 }
878
879 /* use prefetched values */
880 rx_desc = next_rxd;
881 buffer_info = next_buffer;
882 }
883 rx_ring->next_to_clean = i;
884
885 cleaned_count = e1000_desc_unused(rx_ring);
886 if (cleaned_count)
887 adapter->alloc_rx_buf(adapter, cleaned_count);
888
bc7f75fa 889 adapter->total_rx_bytes += total_rx_bytes;
7c25769f 890 adapter->total_rx_packets += total_rx_packets;
7274c20f
AK		 891 netdev->stats.rx_bytes += total_rx_bytes;
892 netdev->stats.rx_packets += total_rx_packets;
bc7f75fa
AK		 893 return cleaned;
894}
895
bc7f75fa
AK		 896static void e1000_put_txbuf(struct e1000_adapter *adapter,
897 struct e1000_buffer *buffer_info)
898{
03b1320d
AD		 899 if (buffer_info->dma) {
900 if (buffer_info->mapped_as_page)
0be3f55f
NN		 901 dma_unmap_page(&adapter->pdev->dev, buffer_info->dma,
902 buffer_info->length, DMA_TO_DEVICE);
03b1320d 903 else
0be3f55f
NN		 904 dma_unmap_single(&adapter->pdev->dev, buffer_info->dma,
905 buffer_info->length, DMA_TO_DEVICE);
03b1320d
AD		 906 buffer_info->dma = 0;
907 }
bc7f75fa
AK		 908 if (buffer_info->skb) {
909 dev_kfree_skb_any(buffer_info->skb);
910 buffer_info->skb = NULL;
911 }
1b7719c4 912 buffer_info->time_stamp = 0;
bc7f75fa
AK		 913}
914
41cec6f1 915static void e1000_print_hw_hang(struct work_struct *work)
bc7f75fa 916{
41cec6f1
BA		 917 struct e1000_adapter *adapter = container_of(work,
918 struct e1000_adapter,
919 print_hang_task);
bc7f75fa
AK		 920 struct e1000_ring *tx_ring = adapter->tx_ring;
921 unsigned int i = tx_ring->next_to_clean;
922 unsigned int eop = tx_ring->buffer_info[i].next_to_watch;
923 struct e1000_tx_desc *eop_desc = E1000_TX_DESC(*tx_ring, eop);
41cec6f1
BA		 924 struct e1000_hw *hw = &adapter->hw;
925 u16 phy_status, phy_1000t_status, phy_ext_status;
926 u16 pci_status;
927
928 e1e_rphy(hw, PHY_STATUS, &phy_status);
929 e1e_rphy(hw, PHY_1000T_STATUS, &phy_1000t_status);
930 e1e_rphy(hw, PHY_EXT_STATUS, &phy_ext_status);
bc7f75fa 931
41cec6f1
BA		 932 pci_read_config_word(adapter->pdev, PCI_STATUS, &pci_status);
933
934 /* detected Hardware unit hang */
935 e_err("Detected Hardware Unit Hang:\n"
44defeb3
JK		 936 " TDH <%x>\n"
937 " TDT <%x>\n"
938 " next_to_use <%x>\n"
939 " next_to_clean <%x>\n"
940 "buffer_info[next_to_clean]:\n"
941 " time_stamp <%lx>\n"
942 " next_to_watch <%x>\n"
943 " jiffies <%lx>\n"
41cec6f1
BA		 944 " next_to_watch.status <%x>\n"
945 "MAC Status <%x>\n"
946 "PHY Status <%x>\n"
947 "PHY 1000BASE-T Status <%x>\n"
948 "PHY Extended Status <%x>\n"
949 "PCI Status <%x>\n",
44defeb3
JK		 950 readl(adapter->hw.hw_addr + tx_ring->head),
951 readl(adapter->hw.hw_addr + tx_ring->tail),
952 tx_ring->next_to_use,
953 tx_ring->next_to_clean,
954 tx_ring->buffer_info[eop].time_stamp,
955 eop,
956 jiffies,
41cec6f1
BA		 957 eop_desc->upper.fields.status,
958 er32(STATUS),
959 phy_status,
960 phy_1000t_status,
961 phy_ext_status,
962 pci_status);
bc7f75fa
AK		 963}
964
965/**
966 * e1000_clean_tx_irq - Reclaim resources after transmit completes
967 * @adapter: board private structure
968 *
969 * the return value indicates whether actual cleaning was done, there
970 * is no guarantee that everything was cleaned
971 **/
972static bool e1000_clean_tx_irq(struct e1000_adapter *adapter)
973{
974 struct net_device *netdev = adapter->netdev;
975 struct e1000_hw *hw = &adapter->hw;
976 struct e1000_ring *tx_ring = adapter->tx_ring;
977 struct e1000_tx_desc *tx_desc, *eop_desc;
978 struct e1000_buffer *buffer_info;
979 unsigned int i, eop;
980 unsigned int count = 0;
bc7f75fa
AK		 981 unsigned int total_tx_bytes = 0, total_tx_packets = 0;
982
983 i = tx_ring->next_to_clean;
984 eop = tx_ring->buffer_info[i].next_to_watch;
985 eop_desc = E1000_TX_DESC(*tx_ring, eop);
986
12d04a3c
AD		 987 while ((eop_desc->upper.data & cpu_to_le32(E1000_TXD_STAT_DD)) &&
988 (count < tx_ring->count)) {
a86043c2
JB		 989 bool cleaned = false;
990 for (; !cleaned; count++) {
bc7f75fa
AK		 991 tx_desc = E1000_TX_DESC(*tx_ring, i);
992 buffer_info = &tx_ring->buffer_info[i];
993 cleaned = (i == eop);
994
995 if (cleaned) {
9ed318d5
TH		 996 total_tx_packets += buffer_info->segs;
997 total_tx_bytes += buffer_info->bytecount;
bc7f75fa
AK		 998 }
999
1000 e1000_put_txbuf(adapter, buffer_info);
1001 tx_desc->upper.data = 0;
1002
1003 i++;
1004 if (i == tx_ring->count)
1005 i = 0;
1006 }
1007
dac87619
TL		 1008 if (i == tx_ring->next_to_use)
1009 break;
bc7f75fa
AK		 1010 eop = tx_ring->buffer_info[i].next_to_watch;
1011 eop_desc = E1000_TX_DESC(*tx_ring, eop);
bc7f75fa
AK		 1012 }
1013
1014 tx_ring->next_to_clean = i;
1015
1016#define TX_WAKE_THRESHOLD 32
a86043c2
JB		 1017 if (count && netif_carrier_ok(netdev) &&
1018 e1000_desc_unused(tx_ring) >= TX_WAKE_THRESHOLD) {
bc7f75fa
AK		 1019 /* Make sure that anybody stopping the queue after this
1020 * sees the new next_to_clean.
1021 */
1022 smp_mb();
1023
1024 if (netif_queue_stopped(netdev) &&
1025 !(test_bit(__E1000_DOWN, &adapter->state))) {
1026 netif_wake_queue(netdev);
1027 ++adapter->restart_queue;
1028 }
1029 }
1030
1031 if (adapter->detect_tx_hung) {
41cec6f1
BA		 1032 /*
1033 * Detect a transmit hang in hardware, this serializes the
1034 * check with the clearing of time_stamp and movement of i
1035 */
bc7f75fa 1036 adapter->detect_tx_hung = 0;
12d04a3c
AD		 1037 if (tx_ring->buffer_info[i].time_stamp &&
1038 time_after(jiffies, tx_ring->buffer_info[i].time_stamp
8e95a202
JP		 1039 + (adapter->tx_timeout_factor * HZ)) &&
1040 !(er32(STATUS) & E1000_STATUS_TXOFF)) {
41cec6f1 1041 schedule_work(&adapter->print_hang_task);
bc7f75fa
AK		 1042 netif_stop_queue(netdev);
1043 }
1044 }
1045 adapter->total_tx_bytes += total_tx_bytes;
1046 adapter->total_tx_packets += total_tx_packets;
7274c20f
AK		 1047 netdev->stats.tx_bytes += total_tx_bytes;
1048 netdev->stats.tx_packets += total_tx_packets;
12d04a3c 1049 return (count < tx_ring->count);
bc7f75fa
AK		 1050}
1051
bc7f75fa
AK		 1052/**
1053 * e1000_clean_rx_irq_ps - Send received data up the network stack; packet split
1054 * @adapter: board private structure
1055 *
1056 * the return value indicates whether actual cleaning was done, there
1057 * is no guarantee that everything was cleaned
1058 **/
1059static bool e1000_clean_rx_irq_ps(struct e1000_adapter *adapter,
1060 int *work_done, int work_to_do)
1061{
3bb99fe2 1062 struct e1000_hw *hw = &adapter->hw;
bc7f75fa
AK		 1063 union e1000_rx_desc_packet_split *rx_desc, *next_rxd;
1064 struct net_device *netdev = adapter->netdev;
1065 struct pci_dev *pdev = adapter->pdev;
1066 struct e1000_ring *rx_ring = adapter->rx_ring;
1067 struct e1000_buffer *buffer_info, *next_buffer;
1068 struct e1000_ps_page *ps_page;
1069 struct sk_buff *skb;
1070 unsigned int i, j;
1071 u32 length, staterr;
1072 int cleaned_count = 0;
1073 bool cleaned = 0;
1074 unsigned int total_rx_bytes = 0, total_rx_packets = 0;
1075
1076 i = rx_ring->next_to_clean;
1077 rx_desc = E1000_RX_DESC_PS(*rx_ring, i);
1078 staterr = le32_to_cpu(rx_desc->wb.middle.status_error);
1079 buffer_info = &rx_ring->buffer_info[i];
1080
1081 while (staterr & E1000_RXD_STAT_DD) {
1082 if (*work_done >= work_to_do)
1083 break;
1084 (*work_done)++;
1085 skb = buffer_info->skb;
1086
1087 /* in the packet split case this is header only */
1088 prefetch(skb->data - NET_IP_ALIGN);
1089
1090 i++;
1091 if (i == rx_ring->count)
1092 i = 0;
1093 next_rxd = E1000_RX_DESC_PS(*rx_ring, i);
1094 prefetch(next_rxd);
1095
1096 next_buffer = &rx_ring->buffer_info[i];
1097
1098 cleaned = 1;
1099 cleaned_count++;
0be3f55f 1100 dma_unmap_single(&pdev->dev, buffer_info->dma,
bc7f75fa 1101 adapter->rx_ps_bsize0,
0be3f55f 1102 DMA_FROM_DEVICE);
bc7f75fa
AK		 1103 buffer_info->dma = 0;
1104
b94b5028
JB		 1105 /* see !EOP comment in other rx routine */
1106 if (!(staterr & E1000_RXD_STAT_EOP))
1107 adapter->flags2 |= FLAG2_IS_DISCARDING;
1108
1109 if (adapter->flags2 & FLAG2_IS_DISCARDING) {
3bb99fe2
BA		 1110 e_dbg("Packet Split buffers didn't pick up the full "
1111 "packet\n");
bc7f75fa 1112 dev_kfree_skb_irq(skb);
b94b5028
JB		 1113 if (staterr & E1000_RXD_STAT_EOP)
1114 adapter->flags2 &= ~FLAG2_IS_DISCARDING;
bc7f75fa
AK		 1115 goto next_desc;
1116 }
1117
1118 if (staterr & E1000_RXDEXT_ERR_FRAME_ERR_MASK) {
1119 dev_kfree_skb_irq(skb);
1120 goto next_desc;
1121 }
1122
1123 length = le16_to_cpu(rx_desc->wb.middle.length0);
1124
1125 if (!length) {
3bb99fe2
BA		 1126 e_dbg("Last part of the packet spanning multiple "
1127 "descriptors\n");
bc7f75fa
AK		 1128 dev_kfree_skb_irq(skb);
1129 goto next_desc;
1130 }
1131
1132 /* Good Receive */
1133 skb_put(skb, length);
1134
1135 {
ad68076e
BA		 1136 /*
1137 * this looks ugly, but it seems compiler issues make it
1138 * more efficient than reusing j
1139 */
bc7f75fa
AK		 1140 int l1 = le16_to_cpu(rx_desc->wb.upper.length[0]);
1141
ad68076e
BA		 1142 /*
1143 * page alloc/put takes too long and effects small packet
1144 * throughput, so unsplit small packets and save the alloc/put
1145 * only valid in softirq (napi) context to call kmap_*
1146 */
bc7f75fa
AK		 1147 if (l1 && (l1 <= copybreak) &&
1148 ((length + l1) <= adapter->rx_ps_bsize0)) {
1149 u8 *vaddr;
1150
47f44e40 1151 ps_page = &buffer_info->ps_pages[0];
bc7f75fa 1152
ad68076e
BA		 1153 /*
1154 * there is no documentation about how to call
bc7f75fa 1155 * kmap_atomic, so we can't hold the mapping
ad68076e
BA		 1156 * very long
1157 */
0be3f55f
NN		 1158 dma_sync_single_for_cpu(&pdev->dev, ps_page->dma,
1159 PAGE_SIZE, DMA_FROM_DEVICE);
bc7f75fa
AK		 1160 vaddr = kmap_atomic(ps_page->page, KM_SKB_DATA_SOFTIRQ);
1161 memcpy(skb_tail_pointer(skb), vaddr, l1);
1162 kunmap_atomic(vaddr, KM_SKB_DATA_SOFTIRQ);
0be3f55f
NN		 1163 dma_sync_single_for_device(&pdev->dev, ps_page->dma,
1164 PAGE_SIZE, DMA_FROM_DEVICE);
140a7480 1165
eb7c3adb
JK		 1166 /* remove the CRC */
1167 if (!(adapter->flags2 & FLAG2_CRC_STRIPPING))
1168 l1 -= 4;
1169
bc7f75fa
AK		 1170 skb_put(skb, l1);
1171 goto copydone;
1172 } /* if */
1173 }
1174
1175 for (j = 0; j < PS_PAGE_BUFFERS; j++) {
1176 length = le16_to_cpu(rx_desc->wb.upper.length[j]);
1177 if (!length)
1178 break;
1179
47f44e40 1180 ps_page = &buffer_info->ps_pages[j];
0be3f55f
NN		 1181 dma_unmap_page(&pdev->dev, ps_page->dma, PAGE_SIZE,
1182 DMA_FROM_DEVICE);
bc7f75fa
AK		 1183 ps_page->dma = 0;
1184 skb_fill_page_desc(skb, j, ps_page->page, 0, length);
1185 ps_page->page = NULL;
1186 skb->len += length;
1187 skb->data_len += length;
1188 skb->truesize += length;
1189 }
1190
eb7c3adb
JK		 1191 /* strip the ethernet crc, problem is we're using pages now so
1192 * this whole operation can get a little cpu intensive
1193 */
1194 if (!(adapter->flags2 & FLAG2_CRC_STRIPPING))
1195 pskb_trim(skb, skb->len - 4);
1196
bc7f75fa
AK		 1197copydone:
1198 total_rx_bytes += skb->len;
1199 total_rx_packets++;
1200
1201 e1000_rx_checksum(adapter, staterr, le16_to_cpu(
1202 rx_desc->wb.lower.hi_dword.csum_ip.csum), skb);
1203
1204 if (rx_desc->wb.upper.header_status &
1205 cpu_to_le16(E1000_RXDPS_HDRSTAT_HDRSP))
1206 adapter->rx_hdr_split++;
1207
1208 e1000_receive_skb(adapter, netdev, skb,
1209 staterr, rx_desc->wb.middle.vlan);
1210
1211next_desc:
1212 rx_desc->wb.middle.status_error &= cpu_to_le32(~0xFF);
1213 buffer_info->skb = NULL;
1214
1215 /* return some buffers to hardware, one at a time is too slow */
1216 if (cleaned_count >= E1000_RX_BUFFER_WRITE) {
1217 adapter->alloc_rx_buf(adapter, cleaned_count);
1218 cleaned_count = 0;
1219 }
1220
1221 /* use prefetched values */
1222 rx_desc = next_rxd;
1223 buffer_info = next_buffer;
1224
1225 staterr = le32_to_cpu(rx_desc->wb.middle.status_error);
1226 }
1227 rx_ring->next_to_clean = i;
1228
1229 cleaned_count = e1000_desc_unused(rx_ring);
1230 if (cleaned_count)
1231 adapter->alloc_rx_buf(adapter, cleaned_count);
1232
bc7f75fa 1233 adapter->total_rx_bytes += total_rx_bytes;
7c25769f 1234 adapter->total_rx_packets += total_rx_packets;
7274c20f
AK		 1235 netdev->stats.rx_bytes += total_rx_bytes;
1236 netdev->stats.rx_packets += total_rx_packets;
bc7f75fa
AK		 1237 return cleaned;
1238}
1239
97ac8cae
BA		 1240/**
1241 * e1000_consume_page - helper function
1242 **/
1243static void e1000_consume_page(struct e1000_buffer *bi, struct sk_buff *skb,
1244 u16 length)
1245{
1246 bi->page = NULL;
1247 skb->len += length;
1248 skb->data_len += length;
1249 skb->truesize += length;
1250}
1251
1252/**
1253 * e1000_clean_jumbo_rx_irq - Send received data up the network stack; legacy
1254 * @adapter: board private structure
1255 *
1256 * the return value indicates whether actual cleaning was done, there
1257 * is no guarantee that everything was cleaned
1258 **/
1259
1260static bool e1000_clean_jumbo_rx_irq(struct e1000_adapter *adapter,
1261 int *work_done, int work_to_do)
1262{
1263 struct net_device *netdev = adapter->netdev;
1264 struct pci_dev *pdev = adapter->pdev;
1265 struct e1000_ring *rx_ring = adapter->rx_ring;
1266 struct e1000_rx_desc *rx_desc, *next_rxd;
1267 struct e1000_buffer *buffer_info, *next_buffer;
1268 u32 length;
1269 unsigned int i;
1270 int cleaned_count = 0;
1271 bool cleaned = false;
1272 unsigned int total_rx_bytes=0, total_rx_packets=0;
1273
1274 i = rx_ring->next_to_clean;
1275 rx_desc = E1000_RX_DESC(*rx_ring, i);
1276 buffer_info = &rx_ring->buffer_info[i];
1277
1278 while (rx_desc->status & E1000_RXD_STAT_DD) {
1279 struct sk_buff *skb;
1280 u8 status;
1281
1282 if (*work_done >= work_to_do)
1283 break;
1284 (*work_done)++;
1285
1286 status = rx_desc->status;
1287 skb = buffer_info->skb;
1288 buffer_info->skb = NULL;
1289
1290 ++i;
1291 if (i == rx_ring->count)
1292 i = 0;
1293 next_rxd = E1000_RX_DESC(*rx_ring, i);
1294 prefetch(next_rxd);
1295
1296 next_buffer = &rx_ring->buffer_info[i];
1297
1298 cleaned = true;
1299 cleaned_count++;
0be3f55f
NN		 1300 dma_unmap_page(&pdev->dev, buffer_info->dma, PAGE_SIZE,
1301 DMA_FROM_DEVICE);
97ac8cae
BA		 1302 buffer_info->dma = 0;
1303
1304 length = le16_to_cpu(rx_desc->length);
1305
1306 /* errors is only valid for DD + EOP descriptors */
1307 if (unlikely((status & E1000_RXD_STAT_EOP) &&
1308 (rx_desc->errors & E1000_RXD_ERR_FRAME_ERR_MASK))) {
1309 /* recycle both page and skb */
1310 buffer_info->skb = skb;
1311 /* an error means any chain goes out the window
1312 * too */
1313 if (rx_ring->rx_skb_top)
1314 dev_kfree_skb(rx_ring->rx_skb_top);
1315 rx_ring->rx_skb_top = NULL;
1316 goto next_desc;
1317 }
1318
1319#define rxtop rx_ring->rx_skb_top
1320 if (!(status & E1000_RXD_STAT_EOP)) {
1321 /* this descriptor is only the beginning (or middle) */
1322 if (!rxtop) {
1323 /* this is the beginning of a chain */
1324 rxtop = skb;
1325 skb_fill_page_desc(rxtop, 0, buffer_info->page,
1326 0, length);
1327 } else {
1328 /* this is the middle of a chain */
1329 skb_fill_page_desc(rxtop,
1330 skb_shinfo(rxtop)->nr_frags,
1331 buffer_info->page, 0, length);
1332 /* re-use the skb, only consumed the page */
1333 buffer_info->skb = skb;
1334 }
1335 e1000_consume_page(buffer_info, rxtop, length);
1336 goto next_desc;
1337 } else {
1338 if (rxtop) {
1339 /* end of the chain */
1340 skb_fill_page_desc(rxtop,
1341 skb_shinfo(rxtop)->nr_frags,
1342 buffer_info->page, 0, length);
1343 /* re-use the current skb, we only consumed the
1344 * page */
1345 buffer_info->skb = skb;
1346 skb = rxtop;
1347 rxtop = NULL;
1348 e1000_consume_page(buffer_info, skb, length);
1349 } else {
1350 /* no chain, got EOP, this buf is the packet
1351 * copybreak to save the put_page/alloc_page */
1352 if (length <= copybreak &&
1353 skb_tailroom(skb) >= length) {
1354 u8 *vaddr;
1355 vaddr = kmap_atomic(buffer_info->page,
1356 KM_SKB_DATA_SOFTIRQ);
1357 memcpy(skb_tail_pointer(skb), vaddr,
1358 length);
1359 kunmap_atomic(vaddr,
1360 KM_SKB_DATA_SOFTIRQ);
1361 /* re-use the page, so don't erase
1362 * buffer_info->page */
1363 skb_put(skb, length);
1364 } else {
1365 skb_fill_page_desc(skb, 0,
1366 buffer_info->page, 0,
1367 length);
1368 e1000_consume_page(buffer_info, skb,
1369 length);
1370 }
1371 }
1372 }
1373
1374 /* Receive Checksum Offload XXX recompute due to CRC strip? */
1375 e1000_rx_checksum(adapter,
1376 (u32)(status) |
1377 ((u32)(rx_desc->errors) << 24),
1378 le16_to_cpu(rx_desc->csum), skb);
1379
1380 /* probably a little skewed due to removing CRC */
1381 total_rx_bytes += skb->len;
1382 total_rx_packets++;
1383
1384 /* eth type trans needs skb->data to point to something */
1385 if (!pskb_may_pull(skb, ETH_HLEN)) {
44defeb3 1386 e_err("pskb_may_pull failed.\n");
97ac8cae
BA		 1387 dev_kfree_skb(skb);
1388 goto next_desc;
1389 }
1390
1391 e1000_receive_skb(adapter, netdev, skb, status,
1392 rx_desc->special);
1393
1394next_desc:
1395 rx_desc->status = 0;
1396
1397 /* return some buffers to hardware, one at a time is too slow */
1398 if (unlikely(cleaned_count >= E1000_RX_BUFFER_WRITE)) {
1399 adapter->alloc_rx_buf(adapter, cleaned_count);
1400 cleaned_count = 0;
1401 }
1402
1403 /* use prefetched values */
1404 rx_desc = next_rxd;
1405 buffer_info = next_buffer;
1406 }
1407 rx_ring->next_to_clean = i;
1408
1409 cleaned_count = e1000_desc_unused(rx_ring);
1410 if (cleaned_count)
1411 adapter->alloc_rx_buf(adapter, cleaned_count);
1412
1413 adapter->total_rx_bytes += total_rx_bytes;
1414 adapter->total_rx_packets += total_rx_packets;
7274c20f
AK		 1415 netdev->stats.rx_bytes += total_rx_bytes;
1416 netdev->stats.rx_packets += total_rx_packets;
97ac8cae
BA		 1417 return cleaned;
1418}
1419
bc7f75fa
AK		 1420/**
1421 * e1000_clean_rx_ring - Free Rx Buffers per Queue
1422 * @adapter: board private structure
1423 **/
1424static void e1000_clean_rx_ring(struct e1000_adapter *adapter)
1425{
1426 struct e1000_ring *rx_ring = adapter->rx_ring;
1427 struct e1000_buffer *buffer_info;
1428 struct e1000_ps_page *ps_page;
1429 struct pci_dev *pdev = adapter->pdev;
bc7f75fa
AK		 1430 unsigned int i, j;
1431
1432 /* Free all the Rx ring sk_buffs */
1433 for (i = 0; i < rx_ring->count; i++) {
1434 buffer_info = &rx_ring->buffer_info[i];
1435 if (buffer_info->dma) {
1436 if (adapter->clean_rx == e1000_clean_rx_irq)
0be3f55f 1437 dma_unmap_single(&pdev->dev, buffer_info->dma,
bc7f75fa 1438 adapter->rx_buffer_len,
0be3f55f 1439 DMA_FROM_DEVICE);
97ac8cae 1440 else if (adapter->clean_rx == e1000_clean_jumbo_rx_irq)
0be3f55f 1441 dma_unmap_page(&pdev->dev, buffer_info->dma,
97ac8cae 1442 PAGE_SIZE,
0be3f55f 1443 DMA_FROM_DEVICE);
bc7f75fa 1444 else if (adapter->clean_rx == e1000_clean_rx_irq_ps)
0be3f55f 1445 dma_unmap_single(&pdev->dev, buffer_info->dma,
bc7f75fa 1446 adapter->rx_ps_bsize0,
0be3f55f 1447 DMA_FROM_DEVICE);
bc7f75fa
AK		 1448 buffer_info->dma = 0;
1449 }
1450
97ac8cae
BA		 1451 if (buffer_info->page) {
1452 put_page(buffer_info->page);
1453 buffer_info->page = NULL;
1454 }
1455
bc7f75fa
AK		 1456 if (buffer_info->skb) {
1457 dev_kfree_skb(buffer_info->skb);
1458 buffer_info->skb = NULL;
1459 }
1460
1461 for (j = 0; j < PS_PAGE_BUFFERS; j++) {
47f44e40 1462 ps_page = &buffer_info->ps_pages[j];
bc7f75fa
AK		 1463 if (!ps_page->page)
1464 break;
0be3f55f
NN		 1465 dma_unmap_page(&pdev->dev, ps_page->dma, PAGE_SIZE,
1466 DMA_FROM_DEVICE);
bc7f75fa
AK		 1467 ps_page->dma = 0;
1468 put_page(ps_page->page);
1469 ps_page->page = NULL;
1470 }
1471 }
1472
1473 /* there also may be some cached data from a chained receive */
1474 if (rx_ring->rx_skb_top) {
1475 dev_kfree_skb(rx_ring->rx_skb_top);
1476 rx_ring->rx_skb_top = NULL;
1477 }
1478
bc7f75fa
AK		 1479 /* Zero out the descriptor ring */
1480 memset(rx_ring->desc, 0, rx_ring->size);
1481
1482 rx_ring->next_to_clean = 0;
1483 rx_ring->next_to_use = 0;
b94b5028 1484 adapter->flags2 &= ~FLAG2_IS_DISCARDING;
bc7f75fa
AK		 1485
1486 writel(0, adapter->hw.hw_addr + rx_ring->head);
1487 writel(0, adapter->hw.hw_addr + rx_ring->tail);
1488}
1489
a8f88ff5
JB		 1490static void e1000e_downshift_workaround(struct work_struct *work)
1491{
1492 struct e1000_adapter *adapter = container_of(work,
1493 struct e1000_adapter, downshift_task);
1494
1495 e1000e_gig_downshift_workaround_ich8lan(&adapter->hw);
1496}
1497
bc7f75fa
AK		 1498/**
1499 * e1000_intr_msi - Interrupt Handler
1500 * @irq: interrupt number
1501 * @data: pointer to a network interface device structure
1502 **/
1503static irqreturn_t e1000_intr_msi(int irq, void *data)
1504{
1505 struct net_device *netdev = data;
1506 struct e1000_adapter *adapter = netdev_priv(netdev);
1507 struct e1000_hw *hw = &adapter->hw;
1508 u32 icr = er32(ICR);
1509
ad68076e
BA		 1510 /*
1511 * read ICR disables interrupts using IAM
1512 */
bc7f75fa 1513
573cca8c 1514 if (icr & E1000_ICR_LSC) {
bc7f75fa 1515 hw->mac.get_link_status = 1;
ad68076e
BA		 1516 /*
1517 * ICH8 workaround-- Call gig speed drop workaround on cable
1518 * disconnect (LSC) before accessing any PHY registers
1519 */
bc7f75fa
AK		 1520 if ((adapter->flags & FLAG_LSC_GIG_SPEED_DROP) &&
1521 (!(er32(STATUS) & E1000_STATUS_LU)))
a8f88ff5 1522 schedule_work(&adapter->downshift_task);
bc7f75fa 1523
ad68076e
BA		 1524 /*
1525 * 80003ES2LAN workaround-- For packet buffer work-around on
bc7f75fa 1526 * link down event; disable receives here in the ISR and reset
ad68076e
BA		 1527 * adapter in watchdog
1528 */
bc7f75fa
AK		 1529 if (netif_carrier_ok(netdev) &&
1530 adapter->flags & FLAG_RX_NEEDS_RESTART) {
1531 /* disable receives */
1532 u32 rctl = er32(RCTL);
1533 ew32(RCTL, rctl & ~E1000_RCTL_EN);
318a94d6 1534 adapter->flags |= FLAG_RX_RESTART_NOW;
bc7f75fa
AK		 1535 }
1536 /* guard against interrupt when we're going down */
1537 if (!test_bit(__E1000_DOWN, &adapter->state))
1538 mod_timer(&adapter->watchdog_timer, jiffies + 1);
1539 }
1540
288379f0 1541 if (napi_schedule_prep(&adapter->napi)) {
bc7f75fa
AK		 1542 adapter->total_tx_bytes = 0;
1543 adapter->total_tx_packets = 0;
1544 adapter->total_rx_bytes = 0;
1545 adapter->total_rx_packets = 0;
288379f0 1546 __napi_schedule(&adapter->napi);
bc7f75fa
AK		 1547 }
1548
1549 return IRQ_HANDLED;
1550}
1551
1552/**
1553 * e1000_intr - Interrupt Handler
1554 * @irq: interrupt number
1555 * @data: pointer to a network interface device structure
1556 **/
1557static irqreturn_t e1000_intr(int irq, void *data)
1558{
1559 struct net_device *netdev = data;
1560 struct e1000_adapter *adapter = netdev_priv(netdev);
1561 struct e1000_hw *hw = &adapter->hw;
bc7f75fa 1562 u32 rctl, icr = er32(ICR);
4662e82b 1563
a68ea775 1564 if (!icr || test_bit(__E1000_DOWN, &adapter->state))
bc7f75fa
AK		 1565 return IRQ_NONE; /* Not our interrupt */
1566
ad68076e
BA		 1567 /*
1568 * IMS will not auto-mask if INT_ASSERTED is not set, and if it is
1569 * not set, then the adapter didn't send an interrupt
1570 */
bc7f75fa
AK		 1571 if (!(icr & E1000_ICR_INT_ASSERTED))
1572 return IRQ_NONE;
1573
ad68076e
BA		 1574 /*
1575 * Interrupt Auto-Mask...upon reading ICR,
1576 * interrupts are masked. No need for the
1577 * IMC write
1578 */
bc7f75fa 1579
573cca8c 1580 if (icr & E1000_ICR_LSC) {
bc7f75fa 1581 hw->mac.get_link_status = 1;
ad68076e
BA		 1582 /*
1583 * ICH8 workaround-- Call gig speed drop workaround on cable
1584 * disconnect (LSC) before accessing any PHY registers
1585 */
bc7f75fa
AK		 1586 if ((adapter->flags & FLAG_LSC_GIG_SPEED_DROP) &&
1587 (!(er32(STATUS) & E1000_STATUS_LU)))
a8f88ff5 1588 schedule_work(&adapter->downshift_task);
bc7f75fa 1589
ad68076e
BA		 1590 /*
1591 * 80003ES2LAN workaround--
bc7f75fa
AK		 1592 * For packet buffer work-around on link down event;
1593 * disable receives here in the ISR and
1594 * reset adapter in watchdog
1595 */
1596 if (netif_carrier_ok(netdev) &&
1597 (adapter->flags & FLAG_RX_NEEDS_RESTART)) {
1598 /* disable receives */
1599 rctl = er32(RCTL);
1600 ew32(RCTL, rctl & ~E1000_RCTL_EN);
318a94d6 1601 adapter->flags |= FLAG_RX_RESTART_NOW;
bc7f75fa
AK		 1602 }
1603 /* guard against interrupt when we're going down */
1604 if (!test_bit(__E1000_DOWN, &adapter->state))
1605 mod_timer(&adapter->watchdog_timer, jiffies + 1);
1606 }
1607
288379f0 1608 if (napi_schedule_prep(&adapter->napi)) {
bc7f75fa
AK		 1609 adapter->total_tx_bytes = 0;
1610 adapter->total_tx_packets = 0;
1611 adapter->total_rx_bytes = 0;
1612 adapter->total_rx_packets = 0;
288379f0 1613 __napi_schedule(&adapter->napi);
bc7f75fa
AK		 1614 }
1615
1616 return IRQ_HANDLED;
1617}
1618
4662e82b
BA		 1619static irqreturn_t e1000_msix_other(int irq, void *data)
1620{
1621 struct net_device *netdev = data;
1622 struct e1000_adapter *adapter = netdev_priv(netdev);
1623 struct e1000_hw *hw = &adapter->hw;
1624 u32 icr = er32(ICR);
1625
1626 if (!(icr & E1000_ICR_INT_ASSERTED)) {
a3c69fef
JB		 1627 if (!test_bit(__E1000_DOWN, &adapter->state))
1628 ew32(IMS, E1000_IMS_OTHER);
4662e82b
BA		 1629 return IRQ_NONE;
1630 }
1631
1632 if (icr & adapter->eiac_mask)
1633 ew32(ICS, (icr & adapter->eiac_mask));
1634
1635 if (icr & E1000_ICR_OTHER) {
1636 if (!(icr & E1000_ICR_LSC))
1637 goto no_link_interrupt;
1638 hw->mac.get_link_status = 1;
1639 /* guard against interrupt when we're going down */
1640 if (!test_bit(__E1000_DOWN, &adapter->state))
1641 mod_timer(&adapter->watchdog_timer, jiffies + 1);
1642 }
1643
1644no_link_interrupt:
a3c69fef
JB		 1645 if (!test_bit(__E1000_DOWN, &adapter->state))
1646 ew32(IMS, E1000_IMS_LSC | E1000_IMS_OTHER);
4662e82b
BA		 1647
1648 return IRQ_HANDLED;
1649}
1650
1651
1652static irqreturn_t e1000_intr_msix_tx(int irq, void *data)
1653{
1654 struct net_device *netdev = data;
1655 struct e1000_adapter *adapter = netdev_priv(netdev);
1656 struct e1000_hw *hw = &adapter->hw;
1657 struct e1000_ring *tx_ring = adapter->tx_ring;
1658
1659
1660 adapter->total_tx_bytes = 0;
1661 adapter->total_tx_packets = 0;
1662
1663 if (!e1000_clean_tx_irq(adapter))
1664 /* Ring was not completely cleaned, so fire another interrupt */
1665 ew32(ICS, tx_ring->ims_val);
1666
1667 return IRQ_HANDLED;
1668}
1669
1670static irqreturn_t e1000_intr_msix_rx(int irq, void *data)
1671{
1672 struct net_device *netdev = data;
1673 struct e1000_adapter *adapter = netdev_priv(netdev);
1674
1675 /* Write the ITR value calculated at the end of the
1676 * previous interrupt.
1677 */
1678 if (adapter->rx_ring->set_itr) {
1679 writel(1000000000 / (adapter->rx_ring->itr_val * 256),
1680 adapter->hw.hw_addr + adapter->rx_ring->itr_register);
1681 adapter->rx_ring->set_itr = 0;
1682 }
1683
288379f0 1684 if (napi_schedule_prep(&adapter->napi)) {
4662e82b
BA		 1685 adapter->total_rx_bytes = 0;
1686 adapter->total_rx_packets = 0;
288379f0 1687 __napi_schedule(&adapter->napi);
4662e82b
BA		 1688 }
1689 return IRQ_HANDLED;
1690}
1691
1692/**
1693 * e1000_configure_msix - Configure MSI-X hardware
1694 *
1695 * e1000_configure_msix sets up the hardware to properly
1696 * generate MSI-X interrupts.
1697 **/
1698static void e1000_configure_msix(struct e1000_adapter *adapter)
1699{
1700 struct e1000_hw *hw = &adapter->hw;
1701 struct e1000_ring *rx_ring = adapter->rx_ring;
1702 struct e1000_ring *tx_ring = adapter->tx_ring;
1703 int vector = 0;
1704 u32 ctrl_ext, ivar = 0;
1705
1706 adapter->eiac_mask = 0;
1707
1708 /* Workaround issue with spurious interrupts on 82574 in MSI-X mode */
1709 if (hw->mac.type == e1000_82574) {
1710 u32 rfctl = er32(RFCTL);
1711 rfctl |= E1000_RFCTL_ACK_DIS;
1712 ew32(RFCTL, rfctl);
1713 }
1714
1715#define E1000_IVAR_INT_ALLOC_VALID 0x8
1716 /* Configure Rx vector */
1717 rx_ring->ims_val = E1000_IMS_RXQ0;
1718 adapter->eiac_mask |= rx_ring->ims_val;
1719 if (rx_ring->itr_val)
1720 writel(1000000000 / (rx_ring->itr_val * 256),
1721 hw->hw_addr + rx_ring->itr_register);
1722 else
1723 writel(1, hw->hw_addr + rx_ring->itr_register);
1724 ivar = E1000_IVAR_INT_ALLOC_VALID | vector;
1725
1726 /* Configure Tx vector */
1727 tx_ring->ims_val = E1000_IMS_TXQ0;
1728 vector++;
1729 if (tx_ring->itr_val)
1730 writel(1000000000 / (tx_ring->itr_val * 256),
1731 hw->hw_addr + tx_ring->itr_register);
1732 else
1733 writel(1, hw->hw_addr + tx_ring->itr_register);
1734 adapter->eiac_mask |= tx_ring->ims_val;
1735 ivar |= ((E1000_IVAR_INT_ALLOC_VALID | vector) << 8);
1736
1737 /* set vector for Other Causes, e.g. link changes */
1738 vector++;
1739 ivar |= ((E1000_IVAR_INT_ALLOC_VALID | vector) << 16);
1740 if (rx_ring->itr_val)
1741 writel(1000000000 / (rx_ring->itr_val * 256),
1742 hw->hw_addr + E1000_EITR_82574(vector));
1743 else
1744 writel(1, hw->hw_addr + E1000_EITR_82574(vector));
1745
1746 /* Cause Tx interrupts on every write back */
1747 ivar |= (1 << 31);
1748
1749 ew32(IVAR, ivar);
1750
1751 /* enable MSI-X PBA support */
1752 ctrl_ext = er32(CTRL_EXT);
1753 ctrl_ext |= E1000_CTRL_EXT_PBA_CLR;
1754
1755 /* Auto-Mask Other interrupts upon ICR read */
1756#define E1000_EIAC_MASK_82574 0x01F00000
1757 ew32(IAM, ~E1000_EIAC_MASK_82574 | E1000_IMS_OTHER);
1758 ctrl_ext |= E1000_CTRL_EXT_EIAME;
1759 ew32(CTRL_EXT, ctrl_ext);
1760 e1e_flush();
1761}
1762
1763void e1000e_reset_interrupt_capability(struct e1000_adapter *adapter)
1764{
1765 if (adapter->msix_entries) {
1766 pci_disable_msix(adapter->pdev);
1767 kfree(adapter->msix_entries);
1768 adapter->msix_entries = NULL;
1769 } else if (adapter->flags & FLAG_MSI_ENABLED) {
1770 pci_disable_msi(adapter->pdev);
1771 adapter->flags &= ~FLAG_MSI_ENABLED;
1772 }
4662e82b
BA		 1773}
1774
1775/**
1776 * e1000e_set_interrupt_capability - set MSI or MSI-X if supported
1777 *
1778 * Attempt to configure interrupts using the best available
1779 * capabilities of the hardware and kernel.
1780 **/
1781void e1000e_set_interrupt_capability(struct e1000_adapter *adapter)
1782{
1783 int err;
1784 int numvecs, i;
1785
1786
1787 switch (adapter->int_mode) {
1788 case E1000E_INT_MODE_MSIX:
1789 if (adapter->flags & FLAG_HAS_MSIX) {
1790 numvecs = 3; /* RxQ0, TxQ0 and other */
1791 adapter->msix_entries = kcalloc(numvecs,
1792 sizeof(struct msix_entry),
1793 GFP_KERNEL);
1794 if (adapter->msix_entries) {
1795 for (i = 0; i < numvecs; i++)
1796 adapter->msix_entries[i].entry = i;
1797
1798 err = pci_enable_msix(adapter->pdev,
1799 adapter->msix_entries,
1800 numvecs);
1801 if (err == 0)
1802 return;
1803 }
1804 /* MSI-X failed, so fall through and try MSI */
1805 e_err("Failed to initialize MSI-X interrupts. "
1806 "Falling back to MSI interrupts.\n");
1807 e1000e_reset_interrupt_capability(adapter);
1808 }
1809 adapter->int_mode = E1000E_INT_MODE_MSI;
1810 /* Fall through */
1811 case E1000E_INT_MODE_MSI:
1812 if (!pci_enable_msi(adapter->pdev)) {
1813 adapter->flags |= FLAG_MSI_ENABLED;
1814 } else {
1815 adapter->int_mode = E1000E_INT_MODE_LEGACY;
1816 e_err("Failed to initialize MSI interrupts. Falling "
1817 "back to legacy interrupts.\n");
1818 }
1819 /* Fall through */
1820 case E1000E_INT_MODE_LEGACY:
1821 /* Don't do anything; this is the system default */
1822 break;
1823 }
4662e82b
BA		 1824}
1825
1826/**
1827 * e1000_request_msix - Initialize MSI-X interrupts
1828 *
1829 * e1000_request_msix allocates MSI-X vectors and requests interrupts from the
1830 * kernel.
1831 **/
1832static int e1000_request_msix(struct e1000_adapter *adapter)
1833{
1834 struct net_device *netdev = adapter->netdev;
1835 int err = 0, vector = 0;
1836
1837 if (strlen(netdev->name) < (IFNAMSIZ - 5))
cb7b48f6 1838 sprintf(adapter->rx_ring->name, "%s-rx-0", netdev->name);
4662e82b
BA		 1839 else
1840 memcpy(adapter->rx_ring->name, netdev->name, IFNAMSIZ);
1841 err = request_irq(adapter->msix_entries[vector].vector,
a0607fd3 1842 e1000_intr_msix_rx, 0, adapter->rx_ring->name,
4662e82b
BA		 1843 netdev);
1844 if (err)
1845 goto out;
1846 adapter->rx_ring->itr_register = E1000_EITR_82574(vector);
1847 adapter->rx_ring->itr_val = adapter->itr;
1848 vector++;
1849
1850 if (strlen(netdev->name) < (IFNAMSIZ - 5))
cb7b48f6 1851 sprintf(adapter->tx_ring->name, "%s-tx-0", netdev->name);
4662e82b
BA		 1852 else
1853 memcpy(adapter->tx_ring->name, netdev->name, IFNAMSIZ);
1854 err = request_irq(adapter->msix_entries[vector].vector,
a0607fd3 1855 e1000_intr_msix_tx, 0, adapter->tx_ring->name,
4662e82b
BA		 1856 netdev);
1857 if (err)
1858 goto out;
1859 adapter->tx_ring->itr_register = E1000_EITR_82574(vector);
1860 adapter->tx_ring->itr_val = adapter->itr;
1861 vector++;
1862
1863 err = request_irq(adapter->msix_entries[vector].vector,
a0607fd3 1864 e1000_msix_other, 0, netdev->name, netdev);
4662e82b
BA		 1865 if (err)
1866 goto out;
1867
1868 e1000_configure_msix(adapter);
1869 return 0;
1870out:
1871 return err;
1872}
1873
f8d59f78
BA		 1874/**
1875 * e1000_request_irq - initialize interrupts
1876 *
1877 * Attempts to configure interrupts using the best available
1878 * capabilities of the hardware and kernel.
1879 **/
bc7f75fa
AK		 1880static int e1000_request_irq(struct e1000_adapter *adapter)
1881{
1882 struct net_device *netdev = adapter->netdev;
bc7f75fa
AK		 1883 int err;
1884
4662e82b
BA		 1885 if (adapter->msix_entries) {
1886 err = e1000_request_msix(adapter);
1887 if (!err)
1888 return err;
1889 /* fall back to MSI */
1890 e1000e_reset_interrupt_capability(adapter);
1891 adapter->int_mode = E1000E_INT_MODE_MSI;
1892 e1000e_set_interrupt_capability(adapter);
bc7f75fa 1893 }
4662e82b 1894 if (adapter->flags & FLAG_MSI_ENABLED) {
a0607fd3 1895 err = request_irq(adapter->pdev->irq, e1000_intr_msi, 0,
4662e82b
BA		 1896 netdev->name, netdev);
1897 if (!err)
1898 return err;
bc7f75fa 1899
4662e82b
BA		 1900 /* fall back to legacy interrupt */
1901 e1000e_reset_interrupt_capability(adapter);
1902 adapter->int_mode = E1000E_INT_MODE_LEGACY;
bc7f75fa
AK		 1903 }
1904
a0607fd3 1905 err = request_irq(adapter->pdev->irq, e1000_intr, IRQF_SHARED,
4662e82b
BA		 1906 netdev->name, netdev);
1907 if (err)
1908 e_err("Unable to allocate interrupt, Error: %d\n", err);
1909
bc7f75fa
AK		 1910 return err;
1911}
1912
1913static void e1000_free_irq(struct e1000_adapter *adapter)
1914{
1915 struct net_device *netdev = adapter->netdev;
1916
4662e82b
BA		 1917 if (adapter->msix_entries) {
1918 int vector = 0;
1919
1920 free_irq(adapter->msix_entries[vector].vector, netdev);
1921 vector++;
1922
1923 free_irq(adapter->msix_entries[vector].vector, netdev);
1924 vector++;
1925
1926 /* Other Causes interrupt vector */
1927 free_irq(adapter->msix_entries[vector].vector, netdev);
1928 return;
bc7f75fa 1929 }
4662e82b
BA		 1930
1931 free_irq(adapter->pdev->irq, netdev);
bc7f75fa
AK		 1932}
1933
1934/**
1935 * e1000_irq_disable - Mask off interrupt generation on the NIC
1936 **/
1937static void e1000_irq_disable(struct e1000_adapter *adapter)
1938{
1939 struct e1000_hw *hw = &adapter->hw;
1940
bc7f75fa 1941 ew32(IMC, ~0);
4662e82b
BA		 1942 if (adapter->msix_entries)
1943 ew32(EIAC_82574, 0);
bc7f75fa
AK		 1944 e1e_flush();
1945 synchronize_irq(adapter->pdev->irq);
1946}
1947
1948/**
1949 * e1000_irq_enable - Enable default interrupt generation settings
1950 **/
1951static void e1000_irq_enable(struct e1000_adapter *adapter)
1952{
1953 struct e1000_hw *hw = &adapter->hw;
1954
4662e82b
BA		 1955 if (adapter->msix_entries) {
1956 ew32(EIAC_82574, adapter->eiac_mask & E1000_EIAC_MASK_82574);
1957 ew32(IMS, adapter->eiac_mask | E1000_IMS_OTHER | E1000_IMS_LSC);
1958 } else {
1959 ew32(IMS, IMS_ENABLE_MASK);
1960 }
74ef9c39 1961 e1e_flush();
bc7f75fa
AK		 1962}
1963
1964/**
1965 * e1000_get_hw_control - get control of the h/w from f/w
1966 * @adapter: address of board private structure
1967 *
489815ce 1968 * e1000_get_hw_control sets {CTRL_EXT|SWSM}:DRV_LOAD bit.
bc7f75fa
AK		 1969 * For ASF and Pass Through versions of f/w this means that
1970 * the driver is loaded. For AMT version (only with 82573)
1971 * of the f/w this means that the network i/f is open.
1972 **/
1973static void e1000_get_hw_control(struct e1000_adapter *adapter)
1974{
1975 struct e1000_hw *hw = &adapter->hw;
1976 u32 ctrl_ext;
1977 u32 swsm;
1978
1979 /* Let firmware know the driver has taken over */
1980 if (adapter->flags & FLAG_HAS_SWSM_ON_LOAD) {
1981 swsm = er32(SWSM);
1982 ew32(SWSM, swsm | E1000_SWSM_DRV_LOAD);
1983 } else if (adapter->flags & FLAG_HAS_CTRLEXT_ON_LOAD) {
1984 ctrl_ext = er32(CTRL_EXT);
ad68076e 1985 ew32(CTRL_EXT, ctrl_ext | E1000_CTRL_EXT_DRV_LOAD);
bc7f75fa
AK		 1986 }
1987}
1988
1989/**
1990 * e1000_release_hw_control - release control of the h/w to f/w
1991 * @adapter: address of board private structure
1992 *
489815ce 1993 * e1000_release_hw_control resets {CTRL_EXT|SWSM}:DRV_LOAD bit.
bc7f75fa
AK		 1994 * For ASF and Pass Through versions of f/w this means that the
1995 * driver is no longer loaded. For AMT version (only with 82573) i
1996 * of the f/w this means that the network i/f is closed.
1997 *
1998 **/
1999static void e1000_release_hw_control(struct e1000_adapter *adapter)
2000{
2001 struct e1000_hw *hw = &adapter->hw;
2002 u32 ctrl_ext;
2003 u32 swsm;
2004
2005 /* Let firmware taken over control of h/w */
2006 if (adapter->flags & FLAG_HAS_SWSM_ON_LOAD) {
2007 swsm = er32(SWSM);
2008 ew32(SWSM, swsm & ~E1000_SWSM_DRV_LOAD);
2009 } else if (adapter->flags & FLAG_HAS_CTRLEXT_ON_LOAD) {
2010 ctrl_ext = er32(CTRL_EXT);
ad68076e 2011 ew32(CTRL_EXT, ctrl_ext & ~E1000_CTRL_EXT_DRV_LOAD);
bc7f75fa
AK		 2012 }
2013}
2014
bc7f75fa
AK		 2015/**
2016 * @e1000_alloc_ring - allocate memory for a ring structure
2017 **/
2018static int e1000_alloc_ring_dma(struct e1000_adapter *adapter,
2019 struct e1000_ring *ring)
2020{
2021 struct pci_dev *pdev = adapter->pdev;
2022
2023 ring->desc = dma_alloc_coherent(&pdev->dev, ring->size, &ring->dma,
2024 GFP_KERNEL);
2025 if (!ring->desc)
2026 return -ENOMEM;
2027
2028 return 0;
2029}
2030
2031/**
2032 * e1000e_setup_tx_resources - allocate Tx resources (Descriptors)
2033 * @adapter: board private structure
2034 *
2035 * Return 0 on success, negative on failure
2036 **/
2037int e1000e_setup_tx_resources(struct e1000_adapter *adapter)
2038{
2039 struct e1000_ring *tx_ring = adapter->tx_ring;
2040 int err = -ENOMEM, size;
2041
2042 size = sizeof(struct e1000_buffer) * tx_ring->count;
2043 tx_ring->buffer_info = vmalloc(size);
2044 if (!tx_ring->buffer_info)
2045 goto err;
2046 memset(tx_ring->buffer_info, 0, size);
2047
2048 /* round up to nearest 4K */
2049 tx_ring->size = tx_ring->count * sizeof(struct e1000_tx_desc);
2050 tx_ring->size = ALIGN(tx_ring->size, 4096);
2051
2052 err = e1000_alloc_ring_dma(adapter, tx_ring);
2053 if (err)
2054 goto err;
2055
2056 tx_ring->next_to_use = 0;
2057 tx_ring->next_to_clean = 0;
bc7f75fa
AK		 2058
2059 return 0;
2060err:
2061 vfree(tx_ring->buffer_info);
44defeb3 2062 e_err("Unable to allocate memory for the transmit descriptor ring\n");
bc7f75fa
AK		 2063 return err;
2064}
2065
2066/**
2067 * e1000e_setup_rx_resources - allocate Rx resources (Descriptors)
2068 * @adapter: board private structure
2069 *
2070 * Returns 0 on success, negative on failure
2071 **/
2072int e1000e_setup_rx_resources(struct e1000_adapter *adapter)
2073{
2074 struct e1000_ring *rx_ring = adapter->rx_ring;
47f44e40
AK		 2075 struct e1000_buffer *buffer_info;
2076 int i, size, desc_len, err = -ENOMEM;
bc7f75fa
AK		 2077
2078 size = sizeof(struct e1000_buffer) * rx_ring->count;
2079 rx_ring->buffer_info = vmalloc(size);
2080 if (!rx_ring->buffer_info)
2081 goto err;
2082 memset(rx_ring->buffer_info, 0, size);
2083
47f44e40
AK		 2084 for (i = 0; i < rx_ring->count; i++) {
2085 buffer_info = &rx_ring->buffer_info[i];
2086 buffer_info->ps_pages = kcalloc(PS_PAGE_BUFFERS,
2087 sizeof(struct e1000_ps_page),
2088 GFP_KERNEL);
2089 if (!buffer_info->ps_pages)
2090 goto err_pages;
2091 }
bc7f75fa
AK		 2092
2093 desc_len = sizeof(union e1000_rx_desc_packet_split);
2094
2095 /* Round up to nearest 4K */
2096 rx_ring->size = rx_ring->count * desc_len;
2097 rx_ring->size = ALIGN(rx_ring->size, 4096);
2098
2099 err = e1000_alloc_ring_dma(adapter, rx_ring);
2100 if (err)
47f44e40 2101 goto err_pages;
bc7f75fa
AK		 2102
2103 rx_ring->next_to_clean = 0;
2104 rx_ring->next_to_use = 0;
2105 rx_ring->rx_skb_top = NULL;
2106
2107 return 0;
47f44e40
AK		 2108
2109err_pages:
2110 for (i = 0; i < rx_ring->count; i++) {
2111 buffer_info = &rx_ring->buffer_info[i];
2112 kfree(buffer_info->ps_pages);
2113 }
bc7f75fa
AK		 2114err:
2115 vfree(rx_ring->buffer_info);
44defeb3 2116 e_err("Unable to allocate memory for the transmit descriptor ring\n");
bc7f75fa
AK		 2117 return err;
2118}
2119
2120/**
2121 * e1000_clean_tx_ring - Free Tx Buffers
2122 * @adapter: board private structure
2123 **/
2124static void e1000_clean_tx_ring(struct e1000_adapter *adapter)
2125{
2126 struct e1000_ring *tx_ring = adapter->tx_ring;
2127 struct e1000_buffer *buffer_info;
2128 unsigned long size;
2129 unsigned int i;
2130
2131 for (i = 0; i < tx_ring->count; i++) {
2132 buffer_info = &tx_ring->buffer_info[i];
2133 e1000_put_txbuf(adapter, buffer_info);
2134 }
2135
2136 size = sizeof(struct e1000_buffer) * tx_ring->count;
2137 memset(tx_ring->buffer_info, 0, size);
2138
2139 memset(tx_ring->desc, 0, tx_ring->size);
2140
2141 tx_ring->next_to_use = 0;
2142 tx_ring->next_to_clean = 0;
2143
2144 writel(0, adapter->hw.hw_addr + tx_ring->head);
2145 writel(0, adapter->hw.hw_addr + tx_ring->tail);
2146}
2147
2148/**
2149 * e1000e_free_tx_resources - Free Tx Resources per Queue
2150 * @adapter: board private structure
2151 *
2152 * Free all transmit software resources
2153 **/
2154void e1000e_free_tx_resources(struct e1000_adapter *adapter)
2155{
2156 struct pci_dev *pdev = adapter->pdev;
2157 struct e1000_ring *tx_ring = adapter->tx_ring;
2158
2159 e1000_clean_tx_ring(adapter);
2160
2161 vfree(tx_ring->buffer_info);
2162 tx_ring->buffer_info = NULL;
2163
2164 dma_free_coherent(&pdev->dev, tx_ring->size, tx_ring->desc,
2165 tx_ring->dma);
2166 tx_ring->desc = NULL;
2167}
2168
2169/**
2170 * e1000e_free_rx_resources - Free Rx Resources
2171 * @adapter: board private structure
2172 *
2173 * Free all receive software resources
2174 **/
2175
2176void e1000e_free_rx_resources(struct e1000_adapter *adapter)
2177{
2178 struct pci_dev *pdev = adapter->pdev;
2179 struct e1000_ring *rx_ring = adapter->rx_ring;
47f44e40 2180 int i;
bc7f75fa
AK		 2181
2182 e1000_clean_rx_ring(adapter);
2183
47f44e40
AK		 2184 for (i = 0; i < rx_ring->count; i++) {
2185 kfree(rx_ring->buffer_info[i].ps_pages);
2186 }
2187
bc7f75fa
AK		 2188 vfree(rx_ring->buffer_info);
2189 rx_ring->buffer_info = NULL;
2190
bc7f75fa
AK		 2191 dma_free_coherent(&pdev->dev, rx_ring->size, rx_ring->desc,
2192 rx_ring->dma);
2193 rx_ring->desc = NULL;
2194}
2195
2196/**
2197 * e1000_update_itr - update the dynamic ITR value based on statistics
489815ce
AK		 2198 * @adapter: pointer to adapter
2199 * @itr_setting: current adapter->itr
2200 * @packets: the number of packets during this measurement interval
2201 * @bytes: the number of bytes during this measurement interval
2202 *
bc7f75fa
AK		 2203 * Stores a new ITR value based on packets and byte
2204 * counts during the last interrupt. The advantage of per interrupt
2205 * computation is faster updates and more accurate ITR for the current
2206 * traffic pattern. Constants in this function were computed
2207 * based on theoretical maximum wire speed and thresholds were set based
2208 * on testing data as well as attempting to minimize response time
4662e82b
BA		 2209 * while increasing bulk throughput. This functionality is controlled
2210 * by the InterruptThrottleRate module parameter.
bc7f75fa
AK		 2211 **/
2212static unsigned int e1000_update_itr(struct e1000_adapter *adapter,
2213 u16 itr_setting, int packets,
2214 int bytes)
2215{
2216 unsigned int retval = itr_setting;
2217
2218 if (packets == 0)
2219 goto update_itr_done;
2220
2221 switch (itr_setting) {
2222 case lowest_latency:
2223 /* handle TSO and jumbo frames */
2224 if (bytes/packets > 8000)
2225 retval = bulk_latency;
2226 else if ((packets < 5) && (bytes > 512)) {
2227 retval = low_latency;
2228 }
2229 break;
2230 case low_latency: /* 50 usec aka 20000 ints/s */
2231 if (bytes > 10000) {
2232 /* this if handles the TSO accounting */
2233 if (bytes/packets > 8000) {
2234 retval = bulk_latency;
2235 } else if ((packets < 10) || ((bytes/packets) > 1200)) {
2236 retval = bulk_latency;
2237 } else if ((packets > 35)) {
2238 retval = lowest_latency;
2239 }
2240 } else if (bytes/packets > 2000) {
2241 retval = bulk_latency;
2242 } else if (packets <= 2 && bytes < 512) {
2243 retval = lowest_latency;
2244 }
2245 break;
2246 case bulk_latency: /* 250 usec aka 4000 ints/s */
2247 if (bytes > 25000) {
2248 if (packets > 35) {
2249 retval = low_latency;
2250 }
2251 } else if (bytes < 6000) {
2252 retval = low_latency;
2253 }
2254 break;
2255 }
2256
2257update_itr_done:
2258 return retval;
2259}
2260
2261static void e1000_set_itr(struct e1000_adapter *adapter)
2262{
2263 struct e1000_hw *hw = &adapter->hw;
2264 u16 current_itr;
2265 u32 new_itr = adapter->itr;
2266
2267 /* for non-gigabit speeds, just fix the interrupt rate at 4000 */
2268 if (adapter->link_speed != SPEED_1000) {
2269 current_itr = 0;
2270 new_itr = 4000;
2271 goto set_itr_now;
2272 }
2273
2274 adapter->tx_itr = e1000_update_itr(adapter,
2275 adapter->tx_itr,
2276 adapter->total_tx_packets,
2277 adapter->total_tx_bytes);
2278 /* conservative mode (itr 3) eliminates the lowest_latency setting */
2279 if (adapter->itr_setting == 3 && adapter->tx_itr == lowest_latency)
2280 adapter->tx_itr = low_latency;
2281
2282 adapter->rx_itr = e1000_update_itr(adapter,
2283 adapter->rx_itr,
2284 adapter->total_rx_packets,
2285 adapter->total_rx_bytes);
2286 /* conservative mode (itr 3) eliminates the lowest_latency setting */
2287 if (adapter->itr_setting == 3 && adapter->rx_itr == lowest_latency)
2288 adapter->rx_itr = low_latency;
2289
2290 current_itr = max(adapter->rx_itr, adapter->tx_itr);
2291
2292 switch (current_itr) {
2293 /* counts and packets in update_itr are dependent on these numbers */
2294 case lowest_latency:
2295 new_itr = 70000;
2296 break;
2297 case low_latency:
2298 new_itr = 20000; /* aka hwitr = ~200 */
2299 break;
2300 case bulk_latency:
2301 new_itr = 4000;
2302 break;
2303 default:
2304 break;
2305 }
2306
2307set_itr_now:
2308 if (new_itr != adapter->itr) {
ad68076e
BA		 2309 /*
2310 * this attempts to bias the interrupt rate towards Bulk
bc7f75fa 2311 * by adding intermediate steps when interrupt rate is
ad68076e
BA		 2312 * increasing
2313 */
bc7f75fa
AK		 2314 new_itr = new_itr > adapter->itr ?
2315 min(adapter->itr + (new_itr >> 2), new_itr) :
2316 new_itr;
2317 adapter->itr = new_itr;
4662e82b
BA		 2318 adapter->rx_ring->itr_val = new_itr;
2319 if (adapter->msix_entries)
2320 adapter->rx_ring->set_itr = 1;
2321 else
2322 ew32(ITR, 1000000000 / (new_itr * 256));
bc7f75fa
AK		 2323 }
2324}
2325
4662e82b
BA		 2326/**
2327 * e1000_alloc_queues - Allocate memory for all rings
2328 * @adapter: board private structure to initialize
2329 **/
2330static int __devinit e1000_alloc_queues(struct e1000_adapter *adapter)
2331{
2332 adapter->tx_ring = kzalloc(sizeof(struct e1000_ring), GFP_KERNEL);
2333 if (!adapter->tx_ring)
2334 goto err;
2335
2336 adapter->rx_ring = kzalloc(sizeof(struct e1000_ring), GFP_KERNEL);
2337 if (!adapter->rx_ring)
2338 goto err;
2339
2340 return 0;
2341err:
2342 e_err("Unable to allocate memory for queues\n");
2343 kfree(adapter->rx_ring);
2344 kfree(adapter->tx_ring);
2345 return -ENOMEM;
2346}
2347
bc7f75fa
AK		 2348/**
2349 * e1000_clean - NAPI Rx polling callback
ad68076e 2350 * @napi: struct associated with this polling callback
489815ce 2351 * @budget: amount of packets driver is allowed to process this poll
bc7f75fa
AK		 2352 **/
2353static int e1000_clean(struct napi_struct *napi, int budget)
2354{
2355 struct e1000_adapter *adapter = container_of(napi, struct e1000_adapter, napi);
4662e82b 2356 struct e1000_hw *hw = &adapter->hw;
bc7f75fa 2357 struct net_device *poll_dev = adapter->netdev;
679e8a0f 2358 int tx_cleaned = 1, work_done = 0;
bc7f75fa 2359
4cf1653a 2360 adapter = netdev_priv(poll_dev);
bc7f75fa 2361
4662e82b
BA		 2362 if (adapter->msix_entries &&
2363 !(adapter->rx_ring->ims_val & adapter->tx_ring->ims_val))
2364 goto clean_rx;
2365
92af3e95 2366 tx_cleaned = e1000_clean_tx_irq(adapter);
bc7f75fa 2367
4662e82b 2368clean_rx:
bc7f75fa 2369 adapter->clean_rx(adapter, &work_done, budget);
d2c7ddd6 2370
12d04a3c 2371 if (!tx_cleaned)
d2c7ddd6 2372 work_done = budget;
bc7f75fa 2373
53e52c72
DM		 2374 /* If budget not fully consumed, exit the polling mode */
2375 if (work_done < budget) {
bc7f75fa
AK		 2376 if (adapter->itr_setting & 3)
2377 e1000_set_itr(adapter);
288379f0 2378 napi_complete(napi);
a3c69fef
JB		 2379 if (!test_bit(__E1000_DOWN, &adapter->state)) {
2380 if (adapter->msix_entries)
2381 ew32(IMS, adapter->rx_ring->ims_val);
2382 else
2383 e1000_irq_enable(adapter);
2384 }
bc7f75fa
AK		 2385 }
2386
2387 return work_done;
2388}
2389
2390static void e1000_vlan_rx_add_vid(struct net_device *netdev, u16 vid)
2391{
2392 struct e1000_adapter *adapter = netdev_priv(netdev);
2393 struct e1000_hw *hw = &adapter->hw;
2394 u32 vfta, index;
2395
2396 /* don't update vlan cookie if already programmed */
2397 if ((adapter->hw.mng_cookie.status &
2398 E1000_MNG_DHCP_COOKIE_STATUS_VLAN) &&
2399 (vid == adapter->mng_vlan_id))
2400 return;
caaddaf8 2401
bc7f75fa 2402 /* add VID to filter table */
caaddaf8
BA		 2403 if (adapter->flags & FLAG_HAS_HW_VLAN_FILTER) {
2404 index = (vid >> 5) & 0x7F;
2405 vfta = E1000_READ_REG_ARRAY(hw, E1000_VFTA, index);
2406 vfta |= (1 << (vid & 0x1F));
2407 hw->mac.ops.write_vfta(hw, index, vfta);
2408 }
bc7f75fa
AK		 2409}
2410
2411static void e1000_vlan_rx_kill_vid(struct net_device *netdev, u16 vid)
2412{
2413 struct e1000_adapter *adapter = netdev_priv(netdev);
2414 struct e1000_hw *hw = &adapter->hw;
2415 u32 vfta, index;
2416
74ef9c39
JB		 2417 if (!test_bit(__E1000_DOWN, &adapter->state))
2418 e1000_irq_disable(adapter);
bc7f75fa 2419 vlan_group_set_device(adapter->vlgrp, vid, NULL);
74ef9c39
JB		 2420
2421 if (!test_bit(__E1000_DOWN, &adapter->state))
2422 e1000_irq_enable(adapter);
bc7f75fa
AK		 2423
2424 if ((adapter->hw.mng_cookie.status &
2425 E1000_MNG_DHCP_COOKIE_STATUS_VLAN) &&
2426 (vid == adapter->mng_vlan_id)) {
2427 /* release control to f/w */
2428 e1000_release_hw_control(adapter);
2429 return;
2430 }
2431
2432 /* remove VID from filter table */
caaddaf8
BA		 2433 if (adapter->flags & FLAG_HAS_HW_VLAN_FILTER) {
2434 index = (vid >> 5) & 0x7F;
2435 vfta = E1000_READ_REG_ARRAY(hw, E1000_VFTA, index);
2436 vfta &= ~(1 << (vid & 0x1F));
2437 hw->mac.ops.write_vfta(hw, index, vfta);
2438 }
bc7f75fa
AK		 2439}
2440
2441static void e1000_update_mng_vlan(struct e1000_adapter *adapter)
2442{
2443 struct net_device *netdev = adapter->netdev;
2444 u16 vid = adapter->hw.mng_cookie.vlan_id;
2445 u16 old_vid = adapter->mng_vlan_id;
2446
2447 if (!adapter->vlgrp)
2448 return;
2449
2450 if (!vlan_group_get_device(adapter->vlgrp, vid)) {
2451 adapter->mng_vlan_id = E1000_MNG_VLAN_NONE;
2452 if (adapter->hw.mng_cookie.status &
2453 E1000_MNG_DHCP_COOKIE_STATUS_VLAN) {
2454 e1000_vlan_rx_add_vid(netdev, vid);
2455 adapter->mng_vlan_id = vid;
2456 }
2457
2458 if ((old_vid != (u16)E1000_MNG_VLAN_NONE) &&
2459 (vid != old_vid) &&
2460 !vlan_group_get_device(adapter->vlgrp, old_vid))
2461 e1000_vlan_rx_kill_vid(netdev, old_vid);
2462 } else {
2463 adapter->mng_vlan_id = vid;
2464 }
2465}
2466
2467
2468static void e1000_vlan_rx_register(struct net_device *netdev,
2469 struct vlan_group *grp)
2470{
2471 struct e1000_adapter *adapter = netdev_priv(netdev);
2472 struct e1000_hw *hw = &adapter->hw;
2473 u32 ctrl, rctl;
2474
74ef9c39
JB		 2475 if (!test_bit(__E1000_DOWN, &adapter->state))
2476 e1000_irq_disable(adapter);
bc7f75fa
AK		 2477 adapter->vlgrp = grp;
2478
2479 if (grp) {
2480 /* enable VLAN tag insert/strip */
2481 ctrl = er32(CTRL);
2482 ctrl |= E1000_CTRL_VME;
2483 ew32(CTRL, ctrl);
2484
2485 if (adapter->flags & FLAG_HAS_HW_VLAN_FILTER) {
2486 /* enable VLAN receive filtering */
2487 rctl = er32(RCTL);
bc7f75fa
AK		 2488 rctl &= ~E1000_RCTL_CFIEN;
2489 ew32(RCTL, rctl);
2490 e1000_update_mng_vlan(adapter);
2491 }
2492 } else {
2493 /* disable VLAN tag insert/strip */
2494 ctrl = er32(CTRL);
2495 ctrl &= ~E1000_CTRL_VME;
2496 ew32(CTRL, ctrl);
2497
2498 if (adapter->flags & FLAG_HAS_HW_VLAN_FILTER) {
bc7f75fa
AK		 2499 if (adapter->mng_vlan_id !=
2500 (u16)E1000_MNG_VLAN_NONE) {
2501 e1000_vlan_rx_kill_vid(netdev,
2502 adapter->mng_vlan_id);
2503 adapter->mng_vlan_id = E1000_MNG_VLAN_NONE;
2504 }
2505 }
2506 }
2507
74ef9c39
JB		 2508 if (!test_bit(__E1000_DOWN, &adapter->state))
2509 e1000_irq_enable(adapter);
bc7f75fa
AK		 2510}
2511
2512static void e1000_restore_vlan(struct e1000_adapter *adapter)
2513{
2514 u16 vid;
2515
2516 e1000_vlan_rx_register(adapter->netdev, adapter->vlgrp);
2517
2518 if (!adapter->vlgrp)
2519 return;
2520
2521 for (vid = 0; vid < VLAN_GROUP_ARRAY_LEN; vid++) {
2522 if (!vlan_group_get_device(adapter->vlgrp, vid))
2523 continue;
2524 e1000_vlan_rx_add_vid(adapter->netdev, vid);
2525 }
2526}
2527
cd791618 2528static void e1000_init_manageability_pt(struct e1000_adapter *adapter)
bc7f75fa
AK		 2529{
2530 struct e1000_hw *hw = &adapter->hw;
cd791618 2531 u32 manc, manc2h, mdef, i, j;
bc7f75fa
AK		 2532
2533 if (!(adapter->flags & FLAG_MNG_PT_ENABLED))
2534 return;
2535
2536 manc = er32(MANC);
2537
ad68076e
BA		 2538 /*
2539 * enable receiving management packets to the host. this will probably
bc7f75fa 2540 * generate destination unreachable messages from the host OS, but
ad68076e
BA		 2541 * the packets will be handled on SMBUS
2542 */
bc7f75fa
AK		 2543 manc |= E1000_MANC_EN_MNG2HOST;
2544 manc2h = er32(MANC2H);
cd791618
BA		 2545
2546 switch (hw->mac.type) {
2547 default:
2548 manc2h |= (E1000_MANC2H_PORT_623 | E1000_MANC2H_PORT_664);
2549 break;
2550 case e1000_82574:
2551 case e1000_82583:
2552 /*
2553 * Check if IPMI pass-through decision filter already exists;
2554 * if so, enable it.
2555 */
2556 for (i = 0, j = 0; i < 8; i++) {
2557 mdef = er32(MDEF(i));
2558
2559 /* Ignore filters with anything other than IPMI ports */
3b21b508 2560 if (mdef & ~(E1000_MDEF_PORT_623 | E1000_MDEF_PORT_664))
cd791618
BA		 2561 continue;
2562
2563 /* Enable this decision filter in MANC2H */
2564 if (mdef)
2565 manc2h |= (1 << i);
2566
2567 j |= mdef;
2568 }
2569
2570 if (j == (E1000_MDEF_PORT_623 | E1000_MDEF_PORT_664))
2571 break;
2572
2573 /* Create new decision filter in an empty filter */
2574 for (i = 0, j = 0; i < 8; i++)
2575 if (er32(MDEF(i)) == 0) {
2576 ew32(MDEF(i), (E1000_MDEF_PORT_623 |
2577 E1000_MDEF_PORT_664));
2578 manc2h |= (1 << 1);
2579 j++;
2580 break;
2581 }
2582
2583 if (!j)
2584 e_warn("Unable to create IPMI pass-through filter\n");
2585 break;
2586 }
2587
bc7f75fa
AK		 2588 ew32(MANC2H, manc2h);
2589 ew32(MANC, manc);
2590}
2591
2592/**
2593 * e1000_configure_tx - Configure 8254x Transmit Unit after Reset
2594 * @adapter: board private structure
2595 *
2596 * Configure the Tx unit of the MAC after a reset.
2597 **/
2598static void e1000_configure_tx(struct e1000_adapter *adapter)
2599{
2600 struct e1000_hw *hw = &adapter->hw;
2601 struct e1000_ring *tx_ring = adapter->tx_ring;
2602 u64 tdba;
2603 u32 tdlen, tctl, tipg, tarc;
2604 u32 ipgr1, ipgr2;
2605
2606 /* Setup the HW Tx Head and Tail descriptor pointers */
2607 tdba = tx_ring->dma;
2608 tdlen = tx_ring->count * sizeof(struct e1000_tx_desc);
284901a9 2609 ew32(TDBAL, (tdba & DMA_BIT_MASK(32)));
bc7f75fa
AK		 2610 ew32(TDBAH, (tdba >> 32));
2611 ew32(TDLEN, tdlen);
2612 ew32(TDH, 0);
2613 ew32(TDT, 0);
2614 tx_ring->head = E1000_TDH;
2615 tx_ring->tail = E1000_TDT;
2616
2617 /* Set the default values for the Tx Inter Packet Gap timer */
2618 tipg = DEFAULT_82543_TIPG_IPGT_COPPER; /* 8 */
2619 ipgr1 = DEFAULT_82543_TIPG_IPGR1; /* 8 */
2620 ipgr2 = DEFAULT_82543_TIPG_IPGR2; /* 6 */
2621
2622 if (adapter->flags & FLAG_TIPG_MEDIUM_FOR_80003ESLAN)
2623 ipgr2 = DEFAULT_80003ES2LAN_TIPG_IPGR2; /* 7 */
2624
2625 tipg |= ipgr1 << E1000_TIPG_IPGR1_SHIFT;
2626 tipg |= ipgr2 << E1000_TIPG_IPGR2_SHIFT;
2627 ew32(TIPG, tipg);
2628
2629 /* Set the Tx Interrupt Delay register */
2630 ew32(TIDV, adapter->tx_int_delay);
ad68076e 2631 /* Tx irq moderation */
bc7f75fa
AK		 2632 ew32(TADV, adapter->tx_abs_int_delay);
2633
2634 /* Program the Transmit Control Register */
2635 tctl = er32(TCTL);
2636 tctl &= ~E1000_TCTL_CT;
2637 tctl |= E1000_TCTL_PSP | E1000_TCTL_RTLC |
2638 (E1000_COLLISION_THRESHOLD << E1000_CT_SHIFT);
2639
2640 if (adapter->flags & FLAG_TARC_SPEED_MODE_BIT) {
e9ec2c0f 2641 tarc = er32(TARC(0));
ad68076e
BA		 2642 /*
2643 * set the speed mode bit, we'll clear it if we're not at
2644 * gigabit link later
2645 */
bc7f75fa
AK		 2646#define SPEED_MODE_BIT (1 << 21)
2647 tarc |= SPEED_MODE_BIT;
e9ec2c0f 2648 ew32(TARC(0), tarc);
bc7f75fa
AK		 2649 }
2650
2651 /* errata: program both queues to unweighted RR */
2652 if (adapter->flags & FLAG_TARC_SET_BIT_ZERO) {
e9ec2c0f 2653 tarc = er32(TARC(0));
bc7f75fa 2654 tarc |= 1;
e9ec2c0f
JK		 2655 ew32(TARC(0), tarc);
2656 tarc = er32(TARC(1));
bc7f75fa 2657 tarc |= 1;
e9ec2c0f 2658 ew32(TARC(1), tarc);
bc7f75fa
AK		 2659 }
2660
bc7f75fa
AK		 2661 /* Setup Transmit Descriptor Settings for eop descriptor */
2662 adapter->txd_cmd = E1000_TXD_CMD_EOP | E1000_TXD_CMD_IFCS;
2663
2664 /* only set IDE if we are delaying interrupts using the timers */
2665 if (adapter->tx_int_delay)
2666 adapter->txd_cmd |= E1000_TXD_CMD_IDE;
2667
2668 /* enable Report Status bit */
2669 adapter->txd_cmd |= E1000_TXD_CMD_RS;
2670
2671 ew32(TCTL, tctl);
2672
edfea6e6 2673 e1000e_config_collision_dist(hw);
bc7f75fa
AK		 2674}
2675
2676/**
2677 * e1000_setup_rctl - configure the receive control registers
2678 * @adapter: Board private structure
2679 **/
2680#define PAGE_USE_COUNT(S) (((S) >> PAGE_SHIFT) + \
2681 (((S) & (PAGE_SIZE - 1)) ? 1 : 0))
2682static void e1000_setup_rctl(struct e1000_adapter *adapter)
2683{
2684 struct e1000_hw *hw = &adapter->hw;
2685 u32 rctl, rfctl;
2686 u32 psrctl = 0;
2687 u32 pages = 0;
2688
2689 /* Program MC offset vector base */
2690 rctl = er32(RCTL);
2691 rctl &= ~(3 << E1000_RCTL_MO_SHIFT);
2692 rctl |= E1000_RCTL_EN | E1000_RCTL_BAM |
2693 E1000_RCTL_LBM_NO | E1000_RCTL_RDMTS_HALF |
2694 (adapter->hw.mac.mc_filter_type << E1000_RCTL_MO_SHIFT);
2695
2696 /* Do not Store bad packets */
2697 rctl &= ~E1000_RCTL_SBP;
2698
2699 /* Enable Long Packet receive */
2700 if (adapter->netdev->mtu <= ETH_DATA_LEN)
2701 rctl &= ~E1000_RCTL_LPE;
2702 else
2703 rctl |= E1000_RCTL_LPE;
2704
eb7c3adb
JK		 2705 /* Some systems expect that the CRC is included in SMBUS traffic. The
2706 * hardware strips the CRC before sending to both SMBUS (BMC) and to
2707 * host memory when this is enabled
2708 */
2709 if (adapter->flags2 & FLAG2_CRC_STRIPPING)
2710 rctl |= E1000_RCTL_SECRC;
5918bd88 2711
a4f58f54
BA		 2712 /* Workaround Si errata on 82577 PHY - configure IPG for jumbos */
2713 if ((hw->phy.type == e1000_phy_82577) && (rctl & E1000_RCTL_LPE)) {
2714 u16 phy_data;
2715
2716 e1e_rphy(hw, PHY_REG(770, 26), &phy_data);
2717 phy_data &= 0xfff8;
2718 phy_data |= (1 << 2);
2719 e1e_wphy(hw, PHY_REG(770, 26), phy_data);
2720
2721 e1e_rphy(hw, 22, &phy_data);
2722 phy_data &= 0x0fff;
2723 phy_data |= (1 << 14);
2724 e1e_wphy(hw, 0x10, 0x2823);
2725 e1e_wphy(hw, 0x11, 0x0003);
2726 e1e_wphy(hw, 22, phy_data);
2727 }
2728
d3738bb8
BA		 2729 /* Workaround Si errata on 82579 - configure jumbo frame flow */
2730 if (hw->mac.type == e1000_pch2lan) {
2731 s32 ret_val;
2732
2733 if (rctl & E1000_RCTL_LPE)
2734 ret_val = e1000_lv_jumbo_workaround_ich8lan(hw, true);
2735 else
2736 ret_val = e1000_lv_jumbo_workaround_ich8lan(hw, false);
2737 }
2738
bc7f75fa
AK		 2739 /* Setup buffer sizes */
2740 rctl &= ~E1000_RCTL_SZ_4096;
2741 rctl |= E1000_RCTL_BSEX;
2742 switch (adapter->rx_buffer_len) {
bc7f75fa
AK		 2743 case 2048:
2744 default:
2745 rctl |= E1000_RCTL_SZ_2048;
2746 rctl &= ~E1000_RCTL_BSEX;
2747 break;
2748 case 4096:
2749 rctl |= E1000_RCTL_SZ_4096;
2750 break;
2751 case 8192:
2752 rctl |= E1000_RCTL_SZ_8192;
2753 break;
2754 case 16384:
2755 rctl |= E1000_RCTL_SZ_16384;
2756 break;
2757 }
2758
2759 /*
2760 * 82571 and greater support packet-split where the protocol
2761 * header is placed in skb->data and the packet data is
2762 * placed in pages hanging off of skb_shinfo(skb)->nr_frags.
2763 * In the case of a non-split, skb->data is linearly filled,
2764 * followed by the page buffers. Therefore, skb->data is
2765 * sized to hold the largest protocol header.
2766 *
2767 * allocations using alloc_page take too long for regular MTU
2768 * so only enable packet split for jumbo frames
2769 *
2770 * Using pages when the page size is greater than 16k wastes
2771 * a lot of memory, since we allocate 3 pages at all times
2772 * per packet.
2773 */
bc7f75fa 2774 pages = PAGE_USE_COUNT(adapter->netdev->mtu);
97ac8cae
BA		 2775 if (!(adapter->flags & FLAG_IS_ICH) && (pages <= 3) &&
2776 (PAGE_SIZE <= 16384) && (rctl & E1000_RCTL_LPE))
bc7f75fa 2777 adapter->rx_ps_pages = pages;
97ac8cae
BA		 2778 else
2779 adapter->rx_ps_pages = 0;
bc7f75fa
AK		 2780
2781 if (adapter->rx_ps_pages) {
2782 /* Configure extra packet-split registers */
2783 rfctl = er32(RFCTL);
2784 rfctl |= E1000_RFCTL_EXTEN;
ad68076e
BA		 2785 /*
2786 * disable packet split support for IPv6 extension headers,
2787 * because some malformed IPv6 headers can hang the Rx
2788 */
bc7f75fa
AK		 2789 rfctl |= (E1000_RFCTL_IPV6_EX_DIS |
2790 E1000_RFCTL_NEW_IPV6_EXT_DIS);
2791
2792 ew32(RFCTL, rfctl);
2793
140a7480
AK		 2794 /* Enable Packet split descriptors */
2795 rctl |= E1000_RCTL_DTYP_PS;
bc7f75fa
AK		 2796
2797 psrctl |= adapter->rx_ps_bsize0 >>
2798 E1000_PSRCTL_BSIZE0_SHIFT;
2799
2800 switch (adapter->rx_ps_pages) {
2801 case 3:
2802 psrctl |= PAGE_SIZE <<
2803 E1000_PSRCTL_BSIZE3_SHIFT;
2804 case 2:
2805 psrctl |= PAGE_SIZE <<
2806 E1000_PSRCTL_BSIZE2_SHIFT;
2807 case 1:
2808 psrctl |= PAGE_SIZE >>
2809 E1000_PSRCTL_BSIZE1_SHIFT;
2810 break;
2811 }
2812
2813 ew32(PSRCTL, psrctl);
2814 }
2815
2816 ew32(RCTL, rctl);
318a94d6
JK		 2817 /* just started the receive unit, no need to restart */
2818 adapter->flags &= ~FLAG_RX_RESTART_NOW;
bc7f75fa
AK		 2819}
2820
2821/**
2822 * e1000_configure_rx - Configure Receive Unit after Reset
2823 * @adapter: board private structure
2824 *
2825 * Configure the Rx unit of the MAC after a reset.
2826 **/
2827static void e1000_configure_rx(struct e1000_adapter *adapter)
2828{
2829 struct e1000_hw *hw = &adapter->hw;
2830 struct e1000_ring *rx_ring = adapter->rx_ring;
2831 u64 rdba;
2832 u32 rdlen, rctl, rxcsum, ctrl_ext;
2833
2834 if (adapter->rx_ps_pages) {
2835 /* this is a 32 byte descriptor */
2836 rdlen = rx_ring->count *
2837 sizeof(union e1000_rx_desc_packet_split);
2838 adapter->clean_rx = e1000_clean_rx_irq_ps;
2839 adapter->alloc_rx_buf = e1000_alloc_rx_buffers_ps;
97ac8cae
BA		 2840 } else if (adapter->netdev->mtu > ETH_FRAME_LEN + ETH_FCS_LEN) {
2841 rdlen = rx_ring->count * sizeof(struct e1000_rx_desc);
2842 adapter->clean_rx = e1000_clean_jumbo_rx_irq;
2843 adapter->alloc_rx_buf = e1000_alloc_jumbo_rx_buffers;
bc7f75fa 2844 } else {
97ac8cae 2845 rdlen = rx_ring->count * sizeof(struct e1000_rx_desc);
bc7f75fa
AK		 2846 adapter->clean_rx = e1000_clean_rx_irq;
2847 adapter->alloc_rx_buf = e1000_alloc_rx_buffers;
2848 }
2849
2850 /* disable receives while setting up the descriptors */
2851 rctl = er32(RCTL);
2852 ew32(RCTL, rctl & ~E1000_RCTL_EN);
2853 e1e_flush();
2854 msleep(10);
2855
2856 /* set the Receive Delay Timer Register */
2857 ew32(RDTR, adapter->rx_int_delay);
2858
2859 /* irq moderation */
2860 ew32(RADV, adapter->rx_abs_int_delay);
2861 if (adapter->itr_setting != 0)
ad68076e 2862 ew32(ITR, 1000000000 / (adapter->itr * 256));
bc7f75fa
AK		 2863
2864 ctrl_ext = er32(CTRL_EXT);
bc7f75fa
AK		 2865 /* Auto-Mask interrupts upon ICR access */
2866 ctrl_ext |= E1000_CTRL_EXT_IAME;
2867 ew32(IAM, 0xffffffff);
2868 ew32(CTRL_EXT, ctrl_ext);
2869 e1e_flush();
2870
ad68076e
BA		 2871 /*
2872 * Setup the HW Rx Head and Tail Descriptor Pointers and
2873 * the Base and Length of the Rx Descriptor Ring
2874 */
bc7f75fa 2875 rdba = rx_ring->dma;
284901a9 2876 ew32(RDBAL, (rdba & DMA_BIT_MASK(32)));
bc7f75fa
AK		 2877 ew32(RDBAH, (rdba >> 32));
2878 ew32(RDLEN, rdlen);
2879 ew32(RDH, 0);
2880 ew32(RDT, 0);
2881 rx_ring->head = E1000_RDH;
2882 rx_ring->tail = E1000_RDT;
2883
2884 /* Enable Receive Checksum Offload for TCP and UDP */
2885 rxcsum = er32(RXCSUM);
2886 if (adapter->flags & FLAG_RX_CSUM_ENABLED) {
2887 rxcsum |= E1000_RXCSUM_TUOFL;
2888
ad68076e
BA		 2889 /*
2890 * IPv4 payload checksum for UDP fragments must be
2891 * used in conjunction with packet-split.
2892 */
bc7f75fa
AK		 2893 if (adapter->rx_ps_pages)
2894 rxcsum |= E1000_RXCSUM_IPPCSE;
2895 } else {
2896 rxcsum &= ~E1000_RXCSUM_TUOFL;
2897 /* no need to clear IPPCSE as it defaults to 0 */
2898 }
2899 ew32(RXCSUM, rxcsum);
2900
ad68076e
BA		 2901 /*
2902 * Enable early receives on supported devices, only takes effect when
bc7f75fa 2903 * packet size is equal or larger than the specified value (in 8 byte
ad68076e
BA		 2904 * units), e.g. using jumbo frames when setting to E1000_ERT_2048
2905 */
53ec5498
BA		 2906 if (adapter->flags & FLAG_HAS_ERT) {
2907 if (adapter->netdev->mtu > ETH_DATA_LEN) {
2908 u32 rxdctl = er32(RXDCTL(0));
2909 ew32(RXDCTL(0), rxdctl | 0x3);
2910 ew32(ERT, E1000_ERT_2048 | (1 << 13));
2911 /*
2912 * With jumbo frames and early-receive enabled,
2913 * excessive C-state transition latencies result in
2914 * dropped transactions.
2915 */
ed77134b
MG		 2916 pm_qos_update_request(
2917 adapter->netdev->pm_qos_req, 55);
53ec5498 2918 } else {
ed77134b
MG		 2919 pm_qos_update_request(
2920 adapter->netdev->pm_qos_req,
2921 PM_QOS_DEFAULT_VALUE);
53ec5498 2922 }
97ac8cae 2923 }
bc7f75fa
AK		 2924
2925 /* Enable Receives */
2926 ew32(RCTL, rctl);
2927}
2928
2929/**
e2de3eb6 2930 * e1000_update_mc_addr_list - Update Multicast addresses
bc7f75fa
AK		 2931 * @hw: pointer to the HW structure
2932 * @mc_addr_list: array of multicast addresses to program
2933 * @mc_addr_count: number of multicast addresses to program
bc7f75fa 2934 *
ab8932f3 2935 * Updates the Multicast Table Array.
bc7f75fa 2936 * The caller must have a packed mc_addr_list of multicast addresses.
bc7f75fa 2937 **/
e2de3eb6 2938static void e1000_update_mc_addr_list(struct e1000_hw *hw, u8 *mc_addr_list,
ab8932f3 2939 u32 mc_addr_count)
bc7f75fa 2940{
ab8932f3 2941 hw->mac.ops.update_mc_addr_list(hw, mc_addr_list, mc_addr_count);
bc7f75fa
AK		 2942}
2943
2944/**
2945 * e1000_set_multi - Multicast and Promiscuous mode set
2946 * @netdev: network interface device structure
2947 *
2948 * The set_multi entry point is called whenever the multicast address
2949 * list or the network interface flags are updated. This routine is
2950 * responsible for configuring the hardware for proper multicast,
2951 * promiscuous mode, and all-multi behavior.
2952 **/
2953static void e1000_set_multi(struct net_device *netdev)
2954{
2955 struct e1000_adapter *adapter = netdev_priv(netdev);
2956 struct e1000_hw *hw = &adapter->hw;
22bedad3 2957 struct netdev_hw_addr *ha;
bc7f75fa
AK		 2958 u8 *mta_list;
2959 u32 rctl;
2960 int i;
2961
2962 /* Check for Promiscuous and All Multicast modes */
2963
2964 rctl = er32(RCTL);
2965
2966 if (netdev->flags & IFF_PROMISC) {
2967 rctl |= (E1000_RCTL_UPE | E1000_RCTL_MPE);
746b9f02 2968 rctl &= ~E1000_RCTL_VFE;
bc7f75fa 2969 } else {
746b9f02
PM		 2970 if (netdev->flags & IFF_ALLMULTI) {
2971 rctl |= E1000_RCTL_MPE;
2972 rctl &= ~E1000_RCTL_UPE;
2973 } else {
2974 rctl &= ~(E1000_RCTL_UPE | E1000_RCTL_MPE);
2975 }
78ed11a5 2976 if (adapter->flags & FLAG_HAS_HW_VLAN_FILTER)
746b9f02 2977 rctl |= E1000_RCTL_VFE;
bc7f75fa
AK		 2978 }
2979
2980 ew32(RCTL, rctl);
2981
7aeef972
JP		 2982 if (!netdev_mc_empty(netdev)) {
2983 mta_list = kmalloc(netdev_mc_count(netdev) * 6, GFP_ATOMIC);
bc7f75fa
AK		 2984 if (!mta_list)
2985 return;
2986
2987 /* prepare a packed array of only addresses. */
7aeef972 2988 i = 0;
22bedad3
JP		 2989 netdev_for_each_mc_addr(ha, netdev)
2990 memcpy(mta_list + (i++ * ETH_ALEN), ha->addr, ETH_ALEN);
bc7f75fa 2991
ab8932f3 2992 e1000_update_mc_addr_list(hw, mta_list, i);
bc7f75fa
AK		 2993 kfree(mta_list);
2994 } else {
2995 /*
2996 * if we're called from probe, we might not have
2997 * anything to do here, so clear out the list
2998 */
ab8932f3 2999 e1000_update_mc_addr_list(hw, NULL, 0);
bc7f75fa
AK		 3000 }
3001}
3002
3003/**
ad68076e 3004 * e1000_configure - configure the hardware for Rx and Tx
bc7f75fa
AK		 3005 * @adapter: private board structure
3006 **/
3007static void e1000_configure(struct e1000_adapter *adapter)
3008{
3009 e1000_set_multi(adapter->netdev);
3010
3011 e1000_restore_vlan(adapter);
cd791618 3012 e1000_init_manageability_pt(adapter);
bc7f75fa
AK		 3013
3014 e1000_configure_tx(adapter);
3015 e1000_setup_rctl(adapter);
3016 e1000_configure_rx(adapter);
ad68076e 3017 adapter->alloc_rx_buf(adapter, e1000_desc_unused(adapter->rx_ring));
bc7f75fa
AK		 3018}
3019
3020/**
3021 * e1000e_power_up_phy - restore link in case the phy was powered down
3022 * @adapter: address of board private structure
3023 *
3024 * The phy may be powered down to save power and turn off link when the
3025 * driver is unloaded and wake on lan is not enabled (among others)
3026 * *** this routine MUST be followed by a call to e1000e_reset ***
3027 **/
3028void e1000e_power_up_phy(struct e1000_adapter *adapter)
3029{
17f208de
BA		 3030 if (adapter->hw.phy.ops.power_up)
3031 adapter->hw.phy.ops.power_up(&adapter->hw);
bc7f75fa
AK		 3032
3033 adapter->hw.mac.ops.setup_link(&adapter->hw);
3034}
3035
3036/**
3037 * e1000_power_down_phy - Power down the PHY
3038 *
17f208de
BA		 3039 * Power down the PHY so no link is implied when interface is down.
3040 * The PHY cannot be powered down if management or WoL is active.
bc7f75fa
AK		 3041 */
3042static void e1000_power_down_phy(struct e1000_adapter *adapter)
3043{
bc7f75fa 3044 /* WoL is enabled */
23b66e2b 3045 if (adapter->wol)
bc7f75fa
AK		 3046 return;
3047
17f208de
BA		 3048 if (adapter->hw.phy.ops.power_down)
3049 adapter->hw.phy.ops.power_down(&adapter->hw);
bc7f75fa
AK		 3050}
3051
3052/**
3053 * e1000e_reset - bring the hardware into a known good state
3054 *
3055 * This function boots the hardware and enables some settings that
3056 * require a configuration cycle of the hardware - those cannot be
3057 * set/changed during runtime. After reset the device needs to be
ad68076e 3058 * properly configured for Rx, Tx etc.
bc7f75fa
AK		 3059 */
3060void e1000e_reset(struct e1000_adapter *adapter)
3061{
3062 struct e1000_mac_info *mac = &adapter->hw.mac;
318a94d6 3063 struct e1000_fc_info *fc = &adapter->hw.fc;
bc7f75fa
AK		 3064 struct e1000_hw *hw = &adapter->hw;
3065 u32 tx_space, min_tx_space, min_rx_space;
318a94d6 3066 u32 pba = adapter->pba;
bc7f75fa
AK		 3067 u16 hwm;
3068
ad68076e 3069 /* reset Packet Buffer Allocation to default */
318a94d6 3070 ew32(PBA, pba);
df762464 3071
318a94d6 3072 if (adapter->max_frame_size > ETH_FRAME_LEN + ETH_FCS_LEN) {
ad68076e
BA		 3073 /*
3074 * To maintain wire speed transmits, the Tx FIFO should be
bc7f75fa
AK		 3075 * large enough to accommodate two full transmit packets,
3076 * rounded up to the next 1KB and expressed in KB. Likewise,
3077 * the Rx FIFO should be large enough to accommodate at least
3078 * one full receive packet and is similarly rounded up and
ad68076e
BA		 3079 * expressed in KB.
3080 */
df762464 3081 pba = er32(PBA);
bc7f75fa 3082 /* upper 16 bits has Tx packet buffer allocation size in KB */
df762464 3083 tx_space = pba >> 16;
bc7f75fa 3084 /* lower 16 bits has Rx packet buffer allocation size in KB */
df762464 3085 pba &= 0xffff;
ad68076e
BA		 3086 /*
3087 * the Tx fifo also stores 16 bytes of information about the tx
3088 * but don't include ethernet FCS because hardware appends it
318a94d6
JK		 3089 */
3090 min_tx_space = (adapter->max_frame_size +
bc7f75fa
AK		 3091 sizeof(struct e1000_tx_desc) -
3092 ETH_FCS_LEN) * 2;
3093 min_tx_space = ALIGN(min_tx_space, 1024);
3094 min_tx_space >>= 10;
3095 /* software strips receive CRC, so leave room for it */
318a94d6 3096 min_rx_space = adapter->max_frame_size;
bc7f75fa
AK		 3097 min_rx_space = ALIGN(min_rx_space, 1024);
3098 min_rx_space >>= 10;
3099
ad68076e
BA		 3100 /*
3101 * If current Tx allocation is less than the min Tx FIFO size,
bc7f75fa 3102 * and the min Tx FIFO size is less than the current Rx FIFO
ad68076e
BA		 3103 * allocation, take space away from current Rx allocation
3104 */
df762464
AK		 3105 if ((tx_space < min_tx_space) &&
3106 ((min_tx_space - tx_space) < pba)) {
3107 pba -= min_tx_space - tx_space;
bc7f75fa 3108
ad68076e
BA		 3109 /*
3110 * if short on Rx space, Rx wins and must trump tx
3111 * adjustment or use Early Receive if available
3112 */
df762464 3113 if ((pba < min_rx_space) &&
bc7f75fa
AK		 3114 (!(adapter->flags & FLAG_HAS_ERT)))
3115 /* ERT enabled in e1000_configure_rx */
df762464 3116 pba = min_rx_space;
bc7f75fa 3117 }
df762464
AK		 3118
3119 ew32(PBA, pba);
bc7f75fa
AK		 3120 }
3121
bc7f75fa 3122
ad68076e
BA		 3123 /*
3124 * flow control settings
3125 *
38eb394e 3126 * The high water mark must be low enough to fit one full frame
bc7f75fa
AK		 3127 * (or the size used for early receive) above it in the Rx FIFO.
3128 * Set it to the lower of:
3129 * - 90% of the Rx FIFO size, and
3130 * - the full Rx FIFO size minus the early receive size (for parts
3131 * with ERT support assuming ERT set to E1000_ERT_2048), or
38eb394e 3132 * - the full Rx FIFO size minus one full frame
ad68076e 3133 */
d3738bb8
BA		 3134 if (adapter->flags & FLAG_DISABLE_FC_PAUSE_TIME)
3135 fc->pause_time = 0xFFFF;
3136 else
3137 fc->pause_time = E1000_FC_PAUSE_TIME;
3138 fc->send_xon = 1;
3139 fc->current_mode = fc->requested_mode;
3140
3141 switch (hw->mac.type) {
3142 default:
3143 if ((adapter->flags & FLAG_HAS_ERT) &&
3144 (adapter->netdev->mtu > ETH_DATA_LEN))
3145 hwm = min(((pba << 10) * 9 / 10),
3146 ((pba << 10) - (E1000_ERT_2048 << 3)));
3147 else
3148 hwm = min(((pba << 10) * 9 / 10),
3149 ((pba << 10) - adapter->max_frame_size));
3150
3151 fc->high_water = hwm & E1000_FCRTH_RTH; /* 8-byte granularity */
3152 fc->low_water = fc->high_water - 8;
3153 break;
3154 case e1000_pchlan:
38eb394e
BA		 3155 /*
3156 * Workaround PCH LOM adapter hangs with certain network
3157 * loads. If hangs persist, try disabling Tx flow control.
3158 */
3159 if (adapter->netdev->mtu > ETH_DATA_LEN) {
3160 fc->high_water = 0x3500;
3161 fc->low_water = 0x1500;
3162 } else {
3163 fc->high_water = 0x5000;
3164 fc->low_water = 0x3000;
3165 }
a305595b 3166 fc->refresh_time = 0x1000;
d3738bb8
BA		 3167 break;
3168 case e1000_pch2lan:
3169 fc->high_water = 0x05C20;
3170 fc->low_water = 0x05048;
3171 fc->pause_time = 0x0650;
3172 fc->refresh_time = 0x0400;
3173 break;
38eb394e 3174 }
bc7f75fa 3175
bc7f75fa
AK		 3176 /* Allow time for pending master requests to run */
3177 mac->ops.reset_hw(hw);
97ac8cae
BA		 3178
3179 /*
3180 * For parts with AMT enabled, let the firmware know
3181 * that the network interface is in control
3182 */
c43bc57e 3183 if (adapter->flags & FLAG_HAS_AMT)
97ac8cae
BA		 3184 e1000_get_hw_control(adapter);
3185
bc7f75fa 3186 ew32(WUC, 0);
a4f58f54
BA		 3187 if (adapter->flags2 & FLAG2_HAS_PHY_WAKEUP)
3188 e1e_wphy(&adapter->hw, BM_WUC, 0);
bc7f75fa
AK		 3189
3190 if (mac->ops.init_hw(hw))
44defeb3 3191 e_err("Hardware Error\n");
bc7f75fa
AK		 3192
3193 e1000_update_mng_vlan(adapter);
3194
3195 /* Enable h/w to recognize an 802.1Q VLAN Ethernet packet */
3196 ew32(VET, ETH_P_8021Q);
3197
3198 e1000e_reset_adaptive(hw);
3199 e1000_get_phy_info(hw);
3200
918d7197
BA		 3201 if ((adapter->flags & FLAG_HAS_SMART_POWER_DOWN) &&
3202 !(adapter->flags & FLAG_SMART_POWER_DOWN)) {
bc7f75fa 3203 u16 phy_data = 0;
ad68076e
BA		 3204 /*
3205 * speed up time to link by disabling smart power down, ignore
bc7f75fa 3206 * the return value of this function because there is nothing
ad68076e
BA		 3207 * different we would do if it failed
3208 */
bc7f75fa
AK		 3209 e1e_rphy(hw, IGP02E1000_PHY_POWER_MGMT, &phy_data);
3210 phy_data &= ~IGP02E1000_PM_SPD;
3211 e1e_wphy(hw, IGP02E1000_PHY_POWER_MGMT, phy_data);
3212 }
bc7f75fa
AK		 3213}
3214
3215int e1000e_up(struct e1000_adapter *adapter)
3216{
3217 struct e1000_hw *hw = &adapter->hw;
3218
53ec5498
BA		 3219 /* DMA latency requirement to workaround early-receive/jumbo issue */
3220 if (adapter->flags & FLAG_HAS_ERT)
ed77134b
MG		 3221 adapter->netdev->pm_qos_req =
3222 pm_qos_add_request(PM_QOS_CPU_DMA_LATENCY,
53ec5498
BA		 3223 PM_QOS_DEFAULT_VALUE);
3224
bc7f75fa
AK		 3225 /* hardware has been reset, we need to reload some things */
3226 e1000_configure(adapter);
3227
3228 clear_bit(__E1000_DOWN, &adapter->state);
3229
3230 napi_enable(&adapter->napi);
4662e82b
BA		 3231 if (adapter->msix_entries)
3232 e1000_configure_msix(adapter);
bc7f75fa
AK		 3233 e1000_irq_enable(adapter);
3234
4cb9be7a
JB		 3235 netif_wake_queue(adapter->netdev);
3236
bc7f75fa 3237 /* fire a link change interrupt to start the watchdog */
52a9b231
BA		 3238 if (adapter->msix_entries)
3239 ew32(ICS, E1000_ICS_LSC | E1000_ICR_OTHER);
3240 else
3241 ew32(ICS, E1000_ICS_LSC);
3242
bc7f75fa
AK		 3243 return 0;
3244}
3245
3246void e1000e_down(struct e1000_adapter *adapter)
3247{
3248 struct net_device *netdev = adapter->netdev;
3249 struct e1000_hw *hw = &adapter->hw;
3250 u32 tctl, rctl;
3251
ad68076e
BA		 3252 /*
3253 * signal that we're down so the interrupt handler does not
3254 * reschedule our watchdog timer
3255 */
bc7f75fa
AK		 3256 set_bit(__E1000_DOWN, &adapter->state);
3257
3258 /* disable receives in the hardware */
3259 rctl = er32(RCTL);
3260 ew32(RCTL, rctl & ~E1000_RCTL_EN);
3261 /* flush and sleep below */
3262
4cb9be7a 3263 netif_stop_queue(netdev);
bc7f75fa
AK		 3264
3265 /* disable transmits in the hardware */
3266 tctl = er32(TCTL);
3267 tctl &= ~E1000_TCTL_EN;
3268 ew32(TCTL, tctl);
3269 /* flush both disables and wait for them to finish */
3270 e1e_flush();
3271 msleep(10);
3272
3273 napi_disable(&adapter->napi);
3274 e1000_irq_disable(adapter);
3275
3276 del_timer_sync(&adapter->watchdog_timer);
3277 del_timer_sync(&adapter->phy_info_timer);
3278
bc7f75fa
AK		 3279 netif_carrier_off(netdev);
3280 adapter->link_speed = 0;
3281 adapter->link_duplex = 0;
3282
52cc3086
JK		 3283 if (!pci_channel_offline(adapter->pdev))
3284 e1000e_reset(adapter);
bc7f75fa
AK		 3285 e1000_clean_tx_ring(adapter);
3286 e1000_clean_rx_ring(adapter);
3287
ed77134b
MG		 3288 if (adapter->flags & FLAG_HAS_ERT) {
3289 pm_qos_remove_request(
3290 adapter->netdev->pm_qos_req);
3291 adapter->netdev->pm_qos_req = NULL;
3292 }
53ec5498 3293
bc7f75fa
AK		 3294 /*
3295 * TODO: for power management, we could drop the link and
3296 * pci_disable_device here.
3297 */
3298}
3299
3300void e1000e_reinit_locked(struct e1000_adapter *adapter)
3301{
3302 might_sleep();
3303 while (test_and_set_bit(__E1000_RESETTING, &adapter->state))
3304 msleep(1);
3305 e1000e_down(adapter);
3306 e1000e_up(adapter);
3307 clear_bit(__E1000_RESETTING, &adapter->state);
3308}
3309
3310/**
3311 * e1000_sw_init - Initialize general software structures (struct e1000_adapter)
3312 * @adapter: board private structure to initialize
3313 *
3314 * e1000_sw_init initializes the Adapter private data structure.
3315 * Fields are initialized based on PCI device information and
3316 * OS network device settings (MTU size).
3317 **/
3318static int __devinit e1000_sw_init(struct e1000_adapter *adapter)
3319{
bc7f75fa
AK		 3320 struct net_device *netdev = adapter->netdev;
3321
3322 adapter->rx_buffer_len = ETH_FRAME_LEN + VLAN_HLEN + ETH_FCS_LEN;
3323 adapter->rx_ps_bsize0 = 128;
318a94d6
JK		 3324 adapter->max_frame_size = netdev->mtu + ETH_HLEN + ETH_FCS_LEN;
3325 adapter->min_frame_size = ETH_ZLEN + ETH_FCS_LEN;
bc7f75fa 3326
4662e82b 3327 e1000e_set_interrupt_capability(adapter);
bc7f75fa 3328
4662e82b
BA		 3329 if (e1000_alloc_queues(adapter))
3330 return -ENOMEM;
bc7f75fa 3331
bc7f75fa 3332 /* Explicitly disable IRQ since the NIC can be in any state. */
bc7f75fa
AK		 3333 e1000_irq_disable(adapter);
3334
bc7f75fa
AK		 3335 set_bit(__E1000_DOWN, &adapter->state);
3336 return 0;
bc7f75fa
AK		 3337}
3338
f8d59f78
BA		 3339/**
3340 * e1000_intr_msi_test - Interrupt Handler
3341 * @irq: interrupt number
3342 * @data: pointer to a network interface device structure
3343 **/
3344static irqreturn_t e1000_intr_msi_test(int irq, void *data)
3345{
3346 struct net_device *netdev = data;
3347 struct e1000_adapter *adapter = netdev_priv(netdev);
3348 struct e1000_hw *hw = &adapter->hw;
3349 u32 icr = er32(ICR);
3350
3bb99fe2 3351 e_dbg("icr is %08X\n", icr);
f8d59f78
BA		 3352 if (icr & E1000_ICR_RXSEQ) {
3353 adapter->flags &= ~FLAG_MSI_TEST_FAILED;
3354 wmb();
3355 }
3356
3357 return IRQ_HANDLED;
3358}
3359
3360/**
3361 * e1000_test_msi_interrupt - Returns 0 for successful test
3362 * @adapter: board private struct
3363 *
3364 * code flow taken from tg3.c
3365 **/
3366static int e1000_test_msi_interrupt(struct e1000_adapter *adapter)
3367{
3368 struct net_device *netdev = adapter->netdev;
3369 struct e1000_hw *hw = &adapter->hw;
3370 int err;
3371
3372 /* poll_enable hasn't been called yet, so don't need disable */
3373 /* clear any pending events */
3374 er32(ICR);
3375
3376 /* free the real vector and request a test handler */
3377 e1000_free_irq(adapter);
4662e82b 3378 e1000e_reset_interrupt_capability(adapter);
f8d59f78
BA		 3379
3380 /* Assume that the test fails, if it succeeds then the test
3381 * MSI irq handler will unset this flag */
3382 adapter->flags |= FLAG_MSI_TEST_FAILED;
3383
3384 err = pci_enable_msi(adapter->pdev);
3385 if (err)
3386 goto msi_test_failed;
3387
a0607fd3 3388 err = request_irq(adapter->pdev->irq, e1000_intr_msi_test, 0,
f8d59f78
BA		 3389 netdev->name, netdev);
3390 if (err) {
3391 pci_disable_msi(adapter->pdev);
3392 goto msi_test_failed;
3393 }
3394
3395 wmb();
3396
3397 e1000_irq_enable(adapter);
3398
3399 /* fire an unusual interrupt on the test handler */
3400 ew32(ICS, E1000_ICS_RXSEQ);
3401 e1e_flush();
3402 msleep(50);
3403
3404 e1000_irq_disable(adapter);
3405
3406 rmb();
3407
3408 if (adapter->flags & FLAG_MSI_TEST_FAILED) {
4662e82b 3409 adapter->int_mode = E1000E_INT_MODE_LEGACY;
f8d59f78
BA		 3410 err = -EIO;
3411 e_info("MSI interrupt test failed!\n");
3412 }
3413
3414 free_irq(adapter->pdev->irq, netdev);
3415 pci_disable_msi(adapter->pdev);
3416
3417 if (err == -EIO)
3418 goto msi_test_failed;
3419
3420 /* okay so the test worked, restore settings */
3bb99fe2 3421 e_dbg("MSI interrupt test succeeded!\n");
f8d59f78 3422msi_test_failed:
4662e82b 3423 e1000e_set_interrupt_capability(adapter);
f8d59f78
BA		 3424 e1000_request_irq(adapter);
3425 return err;
3426}
3427
3428/**
3429 * e1000_test_msi - Returns 0 if MSI test succeeds or INTx mode is restored
3430 * @adapter: board private struct
3431 *
3432 * code flow taken from tg3.c, called with e1000 interrupts disabled.
3433 **/
3434static int e1000_test_msi(struct e1000_adapter *adapter)
3435{
3436 int err;
3437 u16 pci_cmd;
3438
3439 if (!(adapter->flags & FLAG_MSI_ENABLED))
3440 return 0;
3441
3442 /* disable SERR in case the MSI write causes a master abort */
3443 pci_read_config_word(adapter->pdev, PCI_COMMAND, &pci_cmd);
3444 pci_write_config_word(adapter->pdev, PCI_COMMAND,
3445 pci_cmd & ~PCI_COMMAND_SERR);
3446
3447 err = e1000_test_msi_interrupt(adapter);
3448
3449 /* restore previous setting of command word */
3450 pci_write_config_word(adapter->pdev, PCI_COMMAND, pci_cmd);
3451
3452 /* success ! */
3453 if (!err)
3454 return 0;
3455
3456 /* EIO means MSI test failed */
3457 if (err != -EIO)
3458 return err;
3459
3460 /* back to INTx mode */
3461 e_warn("MSI interrupt test failed, using legacy interrupt.\n");
3462
3463 e1000_free_irq(adapter);
3464
3465 err = e1000_request_irq(adapter);
3466
3467 return err;
3468}
3469
bc7f75fa
AK		 3470/**
3471 * e1000_open - Called when a network interface is made active
3472 * @netdev: network interface device structure
3473 *
3474 * Returns 0 on success, negative value on failure
3475 *
3476 * The open entry point is called when a network interface is made
3477 * active by the system (IFF_UP). At this point all resources needed
3478 * for transmit and receive operations are allocated, the interrupt
3479 * handler is registered with the OS, the watchdog timer is started,
3480 * and the stack is notified that the interface is ready.
3481 **/
3482static int e1000_open(struct net_device *netdev)
3483{
3484 struct e1000_adapter *adapter = netdev_priv(netdev);
3485 struct e1000_hw *hw = &adapter->hw;
23606cf5 3486 struct pci_dev *pdev = adapter->pdev;
bc7f75fa
AK		 3487 int err;
3488
3489 /* disallow open during test */
3490 if (test_bit(__E1000_TESTING, &adapter->state))
3491 return -EBUSY;
3492
23606cf5
RW		 3493 pm_runtime_get_sync(&pdev->dev);
3494
9c563d20
JB		 3495 netif_carrier_off(netdev);
3496
bc7f75fa
AK		 3497 /* allocate transmit descriptors */
3498 err = e1000e_setup_tx_resources(adapter);
3499 if (err)
3500 goto err_setup_tx;
3501
3502 /* allocate receive descriptors */
3503 err = e1000e_setup_rx_resources(adapter);
3504 if (err)
3505 goto err_setup_rx;
3506
11b08be8
BA		 3507 /*
3508 * If AMT is enabled, let the firmware know that the network
3509 * interface is now open and reset the part to a known state.
3510 */
3511 if (adapter->flags & FLAG_HAS_AMT) {
3512 e1000_get_hw_control(adapter);
3513 e1000e_reset(adapter);
3514 }
3515
bc7f75fa
AK		 3516 e1000e_power_up_phy(adapter);
3517
3518 adapter->mng_vlan_id = E1000_MNG_VLAN_NONE;
3519 if ((adapter->hw.mng_cookie.status &
3520 E1000_MNG_DHCP_COOKIE_STATUS_VLAN))
3521 e1000_update_mng_vlan(adapter);
3522
ad68076e
BA		 3523 /*
3524 * before we allocate an interrupt, we must be ready to handle it.
bc7f75fa
AK		 3525 * Setting DEBUG_SHIRQ in the kernel makes it fire an interrupt
3526 * as soon as we call pci_request_irq, so we have to setup our
ad68076e
BA		 3527 * clean_rx handler before we do so.
3528 */
bc7f75fa
AK		 3529 e1000_configure(adapter);
3530
3531 err = e1000_request_irq(adapter);
3532 if (err)
3533 goto err_req_irq;
3534
f8d59f78
BA		 3535 /*
3536 * Work around PCIe errata with MSI interrupts causing some chipsets to
3537 * ignore e1000e MSI messages, which means we need to test our MSI
3538 * interrupt now
3539 */
4662e82b 3540 if (adapter->int_mode != E1000E_INT_MODE_LEGACY) {
f8d59f78
BA		 3541 err = e1000_test_msi(adapter);
3542 if (err) {
3543 e_err("Interrupt allocation failed\n");
3544 goto err_req_irq;
3545 }
3546 }
3547
bc7f75fa
AK		 3548 /* From here on the code is the same as e1000e_up() */
3549 clear_bit(__E1000_DOWN, &adapter->state);
3550
3551 napi_enable(&adapter->napi);
3552
3553 e1000_irq_enable(adapter);
3554
4cb9be7a 3555 netif_start_queue(netdev);
d55b53ff 3556
23606cf5
RW		 3557 adapter->idle_check = true;
3558 pm_runtime_put(&pdev->dev);
3559
bc7f75fa 3560 /* fire a link status change interrupt to start the watchdog */
52a9b231
BA		 3561 if (adapter->msix_entries)
3562 ew32(ICS, E1000_ICS_LSC | E1000_ICR_OTHER);
3563 else
3564 ew32(ICS, E1000_ICS_LSC);
bc7f75fa
AK		 3565
3566 return 0;
3567
3568err_req_irq:
3569 e1000_release_hw_control(adapter);
3570 e1000_power_down_phy(adapter);
3571 e1000e_free_rx_resources(adapter);
3572err_setup_rx:
3573 e1000e_free_tx_resources(adapter);
3574err_setup_tx:
3575 e1000e_reset(adapter);
23606cf5 3576 pm_runtime_put_sync(&pdev->dev);
bc7f75fa
AK		 3577
3578 return err;
3579}
3580
3581/**
3582 * e1000_close - Disables a network interface
3583 * @netdev: network interface device structure
3584 *
3585 * Returns 0, this is not allowed to fail
3586 *
3587 * The close entry point is called when an interface is de-activated
3588 * by the OS. The hardware is still under the drivers control, but
3589 * needs to be disabled. A global MAC reset is issued to stop the
3590 * hardware, and all transmit and receive resources are freed.
3591 **/
3592static int e1000_close(struct net_device *netdev)
3593{
3594 struct e1000_adapter *adapter = netdev_priv(netdev);
23606cf5 3595 struct pci_dev *pdev = adapter->pdev;
bc7f75fa
AK		 3596
3597 WARN_ON(test_bit(__E1000_RESETTING, &adapter->state));
23606cf5
RW		 3598
3599 pm_runtime_get_sync(&pdev->dev);
3600
3601 if (!test_bit(__E1000_DOWN, &adapter->state)) {
3602 e1000e_down(adapter);
3603 e1000_free_irq(adapter);
3604 }
bc7f75fa 3605 e1000_power_down_phy(adapter);
bc7f75fa
AK		 3606
3607 e1000e_free_tx_resources(adapter);
3608 e1000e_free_rx_resources(adapter);
3609
ad68076e
BA		 3610 /*
3611 * kill manageability vlan ID if supported, but not if a vlan with
3612 * the same ID is registered on the host OS (let 8021q kill it)
3613 */
bc7f75fa
AK		 3614 if ((adapter->hw.mng_cookie.status &
3615 E1000_MNG_DHCP_COOKIE_STATUS_VLAN) &&
3616 !(adapter->vlgrp &&
3617 vlan_group_get_device(adapter->vlgrp, adapter->mng_vlan_id)))
3618 e1000_vlan_rx_kill_vid(netdev, adapter->mng_vlan_id);
3619
ad68076e
BA		 3620 /*
3621 * If AMT is enabled, let the firmware know that the network
3622 * interface is now closed
3623 */
c43bc57e 3624 if (adapter->flags & FLAG_HAS_AMT)
bc7f75fa
AK		 3625 e1000_release_hw_control(adapter);
3626
23606cf5
RW		 3627 pm_runtime_put_sync(&pdev->dev);
3628
bc7f75fa
AK		 3629 return 0;
3630}
3631/**
3632 * e1000_set_mac - Change the Ethernet Address of the NIC
3633 * @netdev: network interface device structure
3634 * @p: pointer to an address structure
3635 *
3636 * Returns 0 on success, negative on failure
3637 **/
3638static int e1000_set_mac(struct net_device *netdev, void *p)
3639{
3640 struct e1000_adapter *adapter = netdev_priv(netdev);
3641 struct sockaddr *addr = p;
3642
3643 if (!is_valid_ether_addr(addr->sa_data))
3644 return -EADDRNOTAVAIL;
3645
3646 memcpy(netdev->dev_addr, addr->sa_data, netdev->addr_len);
3647 memcpy(adapter->hw.mac.addr, addr->sa_data, netdev->addr_len);
3648
3649 e1000e_rar_set(&adapter->hw, adapter->hw.mac.addr, 0);
3650
3651 if (adapter->flags & FLAG_RESET_OVERWRITES_LAA) {
3652 /* activate the work around */
3653 e1000e_set_laa_state_82571(&adapter->hw, 1);
3654
ad68076e
BA		 3655 /*
3656 * Hold a copy of the LAA in RAR[14] This is done so that
bc7f75fa
AK		 3657 * between the time RAR[0] gets clobbered and the time it
3658 * gets fixed (in e1000_watchdog), the actual LAA is in one
3659 * of the RARs and no incoming packets directed to this port
3660 * are dropped. Eventually the LAA will be in RAR[0] and
ad68076e
BA		 3661 * RAR[14]
3662 */
bc7f75fa
AK		 3663 e1000e_rar_set(&adapter->hw,
3664 adapter->hw.mac.addr,
3665 adapter->hw.mac.rar_entry_count - 1);
3666 }
3667
3668 return 0;
3669}
3670
a8f88ff5
JB		 3671/**
3672 * e1000e_update_phy_task - work thread to update phy
3673 * @work: pointer to our work struct
3674 *
3675 * this worker thread exists because we must acquire a
3676 * semaphore to read the phy, which we could msleep while
3677 * waiting for it, and we can't msleep in a timer.
3678 **/
3679static void e1000e_update_phy_task(struct work_struct *work)
3680{
3681 struct e1000_adapter *adapter = container_of(work,
3682 struct e1000_adapter, update_phy_task);
3683 e1000_get_phy_info(&adapter->hw);
3684}
3685
ad68076e
BA		 3686/*
3687 * Need to wait a few seconds after link up to get diagnostic information from
3688 * the phy
3689 */
bc7f75fa
AK		 3690static void e1000_update_phy_info(unsigned long data)
3691{
3692 struct e1000_adapter *adapter = (struct e1000_adapter *) data;
a8f88ff5 3693 schedule_work(&adapter->update_phy_task);
bc7f75fa
AK		 3694}
3695
8c7bbb92
BA		 3696/**
3697 * e1000e_update_phy_stats - Update the PHY statistics counters
3698 * @adapter: board private structure
3699 **/
3700static void e1000e_update_phy_stats(struct e1000_adapter *adapter)
3701{
3702 struct e1000_hw *hw = &adapter->hw;
3703 s32 ret_val;
3704 u16 phy_data;
3705
3706 ret_val = hw->phy.ops.acquire(hw);
3707 if (ret_val)
3708 return;
3709
3710 hw->phy.addr = 1;
3711
3712#define HV_PHY_STATS_PAGE 778
3713 /*
3714 * A page set is expensive so check if already on desired page.
3715 * If not, set to the page with the PHY status registers.
3716 */
3717 ret_val = e1000e_read_phy_reg_mdic(hw, IGP01E1000_PHY_PAGE_SELECT,
3718 &phy_data);
3719 if (ret_val)
3720 goto release;
3721 if (phy_data != (HV_PHY_STATS_PAGE << IGP_PAGE_SHIFT)) {
3722 ret_val = e1000e_write_phy_reg_mdic(hw,
3723 IGP01E1000_PHY_PAGE_SELECT,
3724 (HV_PHY_STATS_PAGE <<
3725 IGP_PAGE_SHIFT));
3726 if (ret_val)
3727 goto release;
3728 }
3729
3730 /* Read/clear the upper 16-bit registers and read/accumulate lower */
3731
3732 /* Single Collision Count */
3733 e1000e_read_phy_reg_mdic(hw, HV_SCC_UPPER & MAX_PHY_REG_ADDRESS,
3734 &phy_data);
3735 ret_val = e1000e_read_phy_reg_mdic(hw,
3736 HV_SCC_LOWER & MAX_PHY_REG_ADDRESS,
3737 &phy_data);
3738 if (!ret_val)
3739 adapter->stats.scc += phy_data;
3740
3741 /* Excessive Collision Count */
3742 e1000e_read_phy_reg_mdic(hw, HV_ECOL_UPPER & MAX_PHY_REG_ADDRESS,
3743 &phy_data);
3744 ret_val = e1000e_read_phy_reg_mdic(hw,
3745 HV_ECOL_LOWER & MAX_PHY_REG_ADDRESS,
3746 &phy_data);
3747 if (!ret_val)
3748 adapter->stats.ecol += phy_data;
3749
3750 /* Multiple Collision Count */
3751 e1000e_read_phy_reg_mdic(hw, HV_MCC_UPPER & MAX_PHY_REG_ADDRESS,
3752 &phy_data);
3753 ret_val = e1000e_read_phy_reg_mdic(hw,
3754 HV_MCC_LOWER & MAX_PHY_REG_ADDRESS,
3755 &phy_data);
3756 if (!ret_val)
3757 adapter->stats.mcc += phy_data;
3758
3759 /* Late Collision Count */
3760 e1000e_read_phy_reg_mdic(hw, HV_LATECOL_UPPER & MAX_PHY_REG_ADDRESS,
3761 &phy_data);
3762 ret_val = e1000e_read_phy_reg_mdic(hw,
3763 HV_LATECOL_LOWER &
3764 MAX_PHY_REG_ADDRESS,
3765 &phy_data);
3766 if (!ret_val)
3767 adapter->stats.latecol += phy_data;
3768
3769 /* Collision Count - also used for adaptive IFS */
3770 e1000e_read_phy_reg_mdic(hw, HV_COLC_UPPER & MAX_PHY_REG_ADDRESS,
3771 &phy_data);
3772 ret_val = e1000e_read_phy_reg_mdic(hw,
3773 HV_COLC_LOWER & MAX_PHY_REG_ADDRESS,
3774 &phy_data);
3775 if (!ret_val)
3776 hw->mac.collision_delta = phy_data;
3777
3778 /* Defer Count */
3779 e1000e_read_phy_reg_mdic(hw, HV_DC_UPPER & MAX_PHY_REG_ADDRESS,
3780 &phy_data);
3781 ret_val = e1000e_read_phy_reg_mdic(hw,
3782 HV_DC_LOWER & MAX_PHY_REG_ADDRESS,
3783 &phy_data);
3784 if (!ret_val)
3785 adapter->stats.dc += phy_data;
3786
3787 /* Transmit with no CRS */
3788 e1000e_read_phy_reg_mdic(hw, HV_TNCRS_UPPER & MAX_PHY_REG_ADDRESS,
3789 &phy_data);
3790 ret_val = e1000e_read_phy_reg_mdic(hw,
3791 HV_TNCRS_LOWER & MAX_PHY_REG_ADDRESS,
3792 &phy_data);
3793 if (!ret_val)
3794 adapter->stats.tncrs += phy_data;
3795
3796release:
3797 hw->phy.ops.release(hw);
3798}
3799
bc7f75fa
AK		 3800/**
3801 * e1000e_update_stats - Update the board statistics counters
3802 * @adapter: board private structure
3803 **/
3804void e1000e_update_stats(struct e1000_adapter *adapter)
3805{
7274c20f 3806 struct net_device *netdev = adapter->netdev;
bc7f75fa
AK		 3807 struct e1000_hw *hw = &adapter->hw;
3808 struct pci_dev *pdev = adapter->pdev;
bc7f75fa
AK		 3809
3810 /*
3811 * Prevent stats update while adapter is being reset, or if the pci
3812 * connection is down.
3813 */
3814 if (adapter->link_speed == 0)
3815 return;
3816 if (pci_channel_offline(pdev))
3817 return;
3818
bc7f75fa
AK		 3819 adapter->stats.crcerrs += er32(CRCERRS);
3820 adapter->stats.gprc += er32(GPRC);
7c25769f
BA		 3821 adapter->stats.gorc += er32(GORCL);
3822 er32(GORCH); /* Clear gorc */
bc7f75fa
AK		 3823 adapter->stats.bprc += er32(BPRC);
3824 adapter->stats.mprc += er32(MPRC);
3825 adapter->stats.roc += er32(ROC);
3826
bc7f75fa 3827 adapter->stats.mpc += er32(MPC);
8c7bbb92
BA		 3828
3829 /* Half-duplex statistics */
3830 if (adapter->link_duplex == HALF_DUPLEX) {
3831 if (adapter->flags2 & FLAG2_HAS_PHY_STATS) {
3832 e1000e_update_phy_stats(adapter);
3833 } else {
3834 adapter->stats.scc += er32(SCC);
3835 adapter->stats.ecol += er32(ECOL);
3836 adapter->stats.mcc += er32(MCC);
3837 adapter->stats.latecol += er32(LATECOL);
3838 adapter->stats.dc += er32(DC);
3839
3840 hw->mac.collision_delta = er32(COLC);
3841
3842 if ((hw->mac.type != e1000_82574) &&
3843 (hw->mac.type != e1000_82583))
3844 adapter->stats.tncrs += er32(TNCRS);
3845 }
3846 adapter->stats.colc += hw->mac.collision_delta;
a4f58f54 3847 }
8c7bbb92 3848
bc7f75fa
AK		 3849 adapter->stats.xonrxc += er32(XONRXC);
3850 adapter->stats.xontxc += er32(XONTXC);
3851 adapter->stats.xoffrxc += er32(XOFFRXC);
3852 adapter->stats.xofftxc += er32(XOFFTXC);
bc7f75fa 3853 adapter->stats.gptc += er32(GPTC);
7c25769f
BA		 3854 adapter->stats.gotc += er32(GOTCL);
3855 er32(GOTCH); /* Clear gotc */
bc7f75fa
AK		 3856 adapter->stats.rnbc += er32(RNBC);
3857 adapter->stats.ruc += er32(RUC);
bc7f75fa
AK		 3858
3859 adapter->stats.mptc += er32(MPTC);
3860 adapter->stats.bptc += er32(BPTC);
3861
3862 /* used for adaptive IFS */
3863
3864 hw->mac.tx_packet_delta = er32(TPT);
3865 adapter->stats.tpt += hw->mac.tx_packet_delta;
bc7f75fa
AK		 3866
3867 adapter->stats.algnerrc += er32(ALGNERRC);
3868 adapter->stats.rxerrc += er32(RXERRC);
bc7f75fa
AK		 3869 adapter->stats.cexterr += er32(CEXTERR);
3870 adapter->stats.tsctc += er32(TSCTC);
3871 adapter->stats.tsctfc += er32(TSCTFC);
3872
bc7f75fa 3873 /* Fill out the OS statistics structure */
7274c20f
AK		 3874 netdev->stats.multicast = adapter->stats.mprc;
3875 netdev->stats.collisions = adapter->stats.colc;
bc7f75fa
AK		 3876
3877 /* Rx Errors */
3878
ad68076e
BA		 3879 /*
3880 * RLEC on some newer hardware can be incorrect so build
3881 * our own version based on RUC and ROC
3882 */
7274c20f 3883 netdev->stats.rx_errors = adapter->stats.rxerrc +
bc7f75fa
AK		 3884 adapter->stats.crcerrs + adapter->stats.algnerrc +
3885 adapter->stats.ruc + adapter->stats.roc +
3886 adapter->stats.cexterr;
7274c20f 3887 netdev->stats.rx_length_errors = adapter->stats.ruc +
bc7f75fa 3888 adapter->stats.roc;
7274c20f
AK		 3889 netdev->stats.rx_crc_errors = adapter->stats.crcerrs;
3890 netdev->stats.rx_frame_errors = adapter->stats.algnerrc;
3891 netdev->stats.rx_missed_errors = adapter->stats.mpc;
bc7f75fa
AK		 3892
3893 /* Tx Errors */
7274c20f 3894 netdev->stats.tx_errors = adapter->stats.ecol +
bc7f75fa 3895 adapter->stats.latecol;
7274c20f
AK		 3896 netdev->stats.tx_aborted_errors = adapter->stats.ecol;
3897 netdev->stats.tx_window_errors = adapter->stats.latecol;
3898 netdev->stats.tx_carrier_errors = adapter->stats.tncrs;
bc7f75fa
AK		 3899
3900 /* Tx Dropped needs to be maintained elsewhere */
3901
bc7f75fa
AK		 3902 /* Management Stats */
3903 adapter->stats.mgptc += er32(MGTPTC);
3904 adapter->stats.mgprc += er32(MGTPRC);
3905 adapter->stats.mgpdc += er32(MGTPDC);
bc7f75fa
AK		 3906}
3907
7c25769f
BA		 3908/**
3909 * e1000_phy_read_status - Update the PHY register status snapshot
3910 * @adapter: board private structure
3911 **/
3912static void e1000_phy_read_status(struct e1000_adapter *adapter)
3913{
3914 struct e1000_hw *hw = &adapter->hw;
3915 struct e1000_phy_regs *phy = &adapter->phy_regs;
3916 int ret_val;
7c25769f
BA		 3917
3918 if ((er32(STATUS) & E1000_STATUS_LU) &&
3919 (adapter->hw.phy.media_type == e1000_media_type_copper)) {
3920 ret_val = e1e_rphy(hw, PHY_CONTROL, &phy->bmcr);
3921 ret_val |= e1e_rphy(hw, PHY_STATUS, &phy->bmsr);
3922 ret_val |= e1e_rphy(hw, PHY_AUTONEG_ADV, &phy->advertise);
3923 ret_val |= e1e_rphy(hw, PHY_LP_ABILITY, &phy->lpa);
3924 ret_val |= e1e_rphy(hw, PHY_AUTONEG_EXP, &phy->expansion);
3925 ret_val |= e1e_rphy(hw, PHY_1000T_CTRL, &phy->ctrl1000);
3926 ret_val |= e1e_rphy(hw, PHY_1000T_STATUS, &phy->stat1000);
3927 ret_val |= e1e_rphy(hw, PHY_EXT_STATUS, &phy->estatus);
3928 if (ret_val)
44defeb3 3929 e_warn("Error reading PHY register\n");
7c25769f
BA		 3930 } else {
3931 /*
3932 * Do not read PHY registers if link is not up
3933 * Set values to typical power-on defaults
3934 */
3935 phy->bmcr = (BMCR_SPEED1000 | BMCR_ANENABLE | BMCR_FULLDPLX);
3936 phy->bmsr = (BMSR_100FULL | BMSR_100HALF | BMSR_10FULL |
3937 BMSR_10HALF | BMSR_ESTATEN | BMSR_ANEGCAPABLE |
3938 BMSR_ERCAP);
3939 phy->advertise = (ADVERTISE_PAUSE_ASYM | ADVERTISE_PAUSE_CAP |
3940 ADVERTISE_ALL | ADVERTISE_CSMA);
3941 phy->lpa = 0;
3942 phy->expansion = EXPANSION_ENABLENPAGE;
3943 phy->ctrl1000 = ADVERTISE_1000FULL;
3944 phy->stat1000 = 0;
3945 phy->estatus = (ESTATUS_1000_TFULL | ESTATUS_1000_THALF);
3946 }
7c25769f
BA		 3947}
3948
bc7f75fa
AK		 3949static void e1000_print_link_info(struct e1000_adapter *adapter)
3950{
bc7f75fa
AK		 3951 struct e1000_hw *hw = &adapter->hw;
3952 u32 ctrl = er32(CTRL);
3953
8f12fe86
BA		 3954 /* Link status message must follow this format for user tools */
3955 printk(KERN_INFO "e1000e: %s NIC Link is Up %d Mbps %s, "
3956 "Flow Control: %s\n",
3957 adapter->netdev->name,
44defeb3
JK		 3958 adapter->link_speed,
3959 (adapter->link_duplex == FULL_DUPLEX) ?
3960 "Full Duplex" : "Half Duplex",
3961 ((ctrl & E1000_CTRL_TFCE) && (ctrl & E1000_CTRL_RFCE)) ?
3962 "RX/TX" :
3963 ((ctrl & E1000_CTRL_RFCE) ? "RX" :
3964 ((ctrl & E1000_CTRL_TFCE) ? "TX" : "None" )));
bc7f75fa
AK		 3965}
3966
b405e8df 3967bool e1000e_has_link(struct e1000_adapter *adapter)
318a94d6
JK		 3968{
3969 struct e1000_hw *hw = &adapter->hw;
3970 bool link_active = 0;
3971 s32 ret_val = 0;
3972
3973 /*
3974 * get_link_status is set on LSC (link status) interrupt or
3975 * Rx sequence error interrupt. get_link_status will stay
3976 * false until the check_for_link establishes link
3977 * for copper adapters ONLY
3978 */
3979 switch (hw->phy.media_type) {
3980 case e1000_media_type_copper:
3981 if (hw->mac.get_link_status) {
3982 ret_val = hw->mac.ops.check_for_link(hw);
3983 link_active = !hw->mac.get_link_status;
3984 } else {
3985 link_active = 1;
3986 }
3987 break;
3988 case e1000_media_type_fiber:
3989 ret_val = hw->mac.ops.check_for_link(hw);
3990 link_active = !!(er32(STATUS) & E1000_STATUS_LU);
3991 break;
3992 case e1000_media_type_internal_serdes:
3993 ret_val = hw->mac.ops.check_for_link(hw);
3994 link_active = adapter->hw.mac.serdes_has_link;
3995 break;
3996 default:
3997 case e1000_media_type_unknown:
3998 break;
3999 }
4000
4001 if ((ret_val == E1000_ERR_PHY) && (hw->phy.type == e1000_phy_igp_3) &&
4002 (er32(CTRL) & E1000_PHY_CTRL_GBE_DISABLE)) {
4003 /* See e1000_kmrn_lock_loss_workaround_ich8lan() */
44defeb3 4004 e_info("Gigabit has been disabled, downgrading speed\n");
318a94d6
JK		 4005 }
4006
4007 return link_active;
4008}
4009
4010static void e1000e_enable_receives(struct e1000_adapter *adapter)
4011{
4012 /* make sure the receive unit is started */
4013 if ((adapter->flags & FLAG_RX_NEEDS_RESTART) &&
4014 (adapter->flags & FLAG_RX_RESTART_NOW)) {
4015 struct e1000_hw *hw = &adapter->hw;
4016 u32 rctl = er32(RCTL);
4017 ew32(RCTL, rctl | E1000_RCTL_EN);
4018 adapter->flags &= ~FLAG_RX_RESTART_NOW;
4019 }
4020}
4021
bc7f75fa
AK		 4022/**
4023 * e1000_watchdog - Timer Call-back
4024 * @data: pointer to adapter cast into an unsigned long
4025 **/
4026static void e1000_watchdog(unsigned long data)
4027{
4028 struct e1000_adapter *adapter = (struct e1000_adapter *) data;
4029
4030 /* Do the rest outside of interrupt context */
4031 schedule_work(&adapter->watchdog_task);
4032
4033 /* TODO: make this use queue_delayed_work() */
4034}
4035
4036static void e1000_watchdog_task(struct work_struct *work)
4037{
4038 struct e1000_adapter *adapter = container_of(work,
4039 struct e1000_adapter, watchdog_task);
bc7f75fa
AK		 4040 struct net_device *netdev = adapter->netdev;
4041 struct e1000_mac_info *mac = &adapter->hw.mac;
75eb0fad 4042 struct e1000_phy_info *phy = &adapter->hw.phy;
bc7f75fa
AK		 4043 struct e1000_ring *tx_ring = adapter->tx_ring;
4044 struct e1000_hw *hw = &adapter->hw;
4045 u32 link, tctl;
bc7f75fa
AK		 4046 int tx_pending = 0;
4047
b405e8df 4048 link = e1000e_has_link(adapter);
318a94d6 4049 if ((netif_carrier_ok(netdev)) && link) {
23606cf5
RW		 4050 /* Cancel scheduled suspend requests. */
4051 pm_runtime_resume(netdev->dev.parent);
4052
318a94d6 4053 e1000e_enable_receives(adapter);
bc7f75fa 4054 goto link_up;
bc7f75fa
AK		 4055 }
4056
4057 if ((e1000e_enable_tx_pkt_filtering(hw)) &&
4058 (adapter->mng_vlan_id != adapter->hw.mng_cookie.vlan_id))
4059 e1000_update_mng_vlan(adapter);
4060
bc7f75fa
AK		 4061 if (link) {
4062 if (!netif_carrier_ok(netdev)) {
4063 bool txb2b = 1;
23606cf5
RW		 4064
4065 /* Cancel scheduled suspend requests. */
4066 pm_runtime_resume(netdev->dev.parent);
4067
318a94d6 4068 /* update snapshot of PHY registers on LSC */
7c25769f 4069 e1000_phy_read_status(adapter);
bc7f75fa
AK		 4070 mac->ops.get_link_up_info(&adapter->hw,
4071 &adapter->link_speed,
4072 &adapter->link_duplex);
4073 e1000_print_link_info(adapter);
f4187b56
BA		 4074 /*
4075 * On supported PHYs, check for duplex mismatch only
4076 * if link has autonegotiated at 10/100 half
4077 */
4078 if ((hw->phy.type == e1000_phy_igp_3 ||
4079 hw->phy.type == e1000_phy_bm) &&
4080 (hw->mac.autoneg == true) &&
4081 (adapter->link_speed == SPEED_10 ||
4082 adapter->link_speed == SPEED_100) &&
4083 (adapter->link_duplex == HALF_DUPLEX)) {
4084 u16 autoneg_exp;
4085
4086 e1e_rphy(hw, PHY_AUTONEG_EXP, &autoneg_exp);
4087
4088 if (!(autoneg_exp & NWAY_ER_LP_NWAY_CAPS))
4089 e_info("Autonegotiated half duplex but"
4090 " link partner cannot autoneg. "
4091 " Try forcing full duplex if "
4092 "link gets many collisions.\n");
4093 }
4094
f49c57e1 4095 /* adjust timeout factor according to speed/duplex */
bc7f75fa
AK		 4096 adapter->tx_timeout_factor = 1;
4097 switch (adapter->link_speed) {
4098 case SPEED_10:
4099 txb2b = 0;
10f1b492 4100 adapter->tx_timeout_factor = 16;
bc7f75fa
AK		 4101 break;
4102 case SPEED_100:
4103 txb2b = 0;
4c86e0b9 4104 adapter->tx_timeout_factor = 10;
bc7f75fa
AK		 4105 break;
4106 }
4107
ad68076e
BA		 4108 /*
4109 * workaround: re-program speed mode bit after
4110 * link-up event
4111 */
bc7f75fa
AK		 4112 if ((adapter->flags & FLAG_TARC_SPEED_MODE_BIT) &&
4113 !txb2b) {
4114 u32 tarc0;
e9ec2c0f 4115 tarc0 = er32(TARC(0));
bc7f75fa 4116 tarc0 &= ~SPEED_MODE_BIT;
e9ec2c0f 4117 ew32(TARC(0), tarc0);
bc7f75fa
AK		 4118 }
4119
ad68076e
BA		 4120 /*
4121 * disable TSO for pcie and 10/100 speeds, to avoid
4122 * some hardware issues
4123 */
bc7f75fa
AK		 4124 if (!(adapter->flags & FLAG_TSO_FORCE)) {
4125 switch (adapter->link_speed) {
4126 case SPEED_10:
4127 case SPEED_100:
44defeb3 4128 e_info("10/100 speed: disabling TSO\n");
bc7f75fa
AK		 4129 netdev->features &= ~NETIF_F_TSO;
4130 netdev->features &= ~NETIF_F_TSO6;
4131 break;
4132 case SPEED_1000:
4133 netdev->features |= NETIF_F_TSO;
4134 netdev->features |= NETIF_F_TSO6;
4135 break;
4136 default:
4137 /* oops */
4138 break;
4139 }
4140 }
4141
ad68076e
BA		 4142 /*
4143 * enable transmits in the hardware, need to do this
4144 * after setting TARC(0)
4145 */
bc7f75fa
AK		 4146 tctl = er32(TCTL);
4147 tctl |= E1000_TCTL_EN;
4148 ew32(TCTL, tctl);
4149
75eb0fad
BA		 4150 /*
4151 * Perform any post-link-up configuration before
4152 * reporting link up.
4153 */
4154 if (phy->ops.cfg_on_link_up)
4155 phy->ops.cfg_on_link_up(hw);
4156
bc7f75fa 4157 netif_carrier_on(netdev);
bc7f75fa
AK		 4158
4159 if (!test_bit(__E1000_DOWN, &adapter->state))
4160 mod_timer(&adapter->phy_info_timer,
4161 round_jiffies(jiffies + 2 * HZ));
bc7f75fa
AK		 4162 }
4163 } else {
4164 if (netif_carrier_ok(netdev)) {
4165 adapter->link_speed = 0;
4166 adapter->link_duplex = 0;
8f12fe86
BA		 4167 /* Link status message must follow this format */
4168 printk(KERN_INFO "e1000e: %s NIC Link is Down\n",
4169 adapter->netdev->name);
bc7f75fa 4170 netif_carrier_off(netdev);
bc7f75fa
AK		 4171 if (!test_bit(__E1000_DOWN, &adapter->state))
4172 mod_timer(&adapter->phy_info_timer,
4173 round_jiffies(jiffies + 2 * HZ));
4174
4175 if (adapter->flags & FLAG_RX_NEEDS_RESTART)
4176 schedule_work(&adapter->reset_task);
23606cf5
RW		 4177 else
4178 pm_schedule_suspend(netdev->dev.parent,
4179 LINK_TIMEOUT);
bc7f75fa
AK		 4180 }
4181 }
4182
4183link_up:
4184 e1000e_update_stats(adapter);
4185
4186 mac->tx_packet_delta = adapter->stats.tpt - adapter->tpt_old;
4187 adapter->tpt_old = adapter->stats.tpt;
4188 mac->collision_delta = adapter->stats.colc - adapter->colc_old;
4189 adapter->colc_old = adapter->stats.colc;
4190
7c25769f
BA		 4191 adapter->gorc = adapter->stats.gorc - adapter->gorc_old;
4192 adapter->gorc_old = adapter->stats.gorc;
4193 adapter->gotc = adapter->stats.gotc - adapter->gotc_old;
4194 adapter->gotc_old = adapter->stats.gotc;
bc7f75fa
AK		 4195
4196 e1000e_update_adaptive(&adapter->hw);
4197
4198 if (!netif_carrier_ok(netdev)) {
4199 tx_pending = (e1000_desc_unused(tx_ring) + 1 <
4200 tx_ring->count);
4201 if (tx_pending) {
ad68076e
BA		 4202 /*
4203 * We've lost link, so the controller stops DMA,
bc7f75fa
AK		 4204 * but we've got queued Tx work that's never going
4205 * to get done, so reset controller to flush Tx.
ad68076e
BA		 4206 * (Do the reset outside of interrupt context).
4207 */
bc7f75fa
AK		 4208 adapter->tx_timeout_count++;
4209 schedule_work(&adapter->reset_task);
c2d5ab49
JB		 4210 /* return immediately since reset is imminent */
4211 return;
bc7f75fa
AK		 4212 }
4213 }
4214
eab2abf5
JB		 4215 /* Simple mode for Interrupt Throttle Rate (ITR) */
4216 if (adapter->itr_setting == 4) {
4217 /*
4218 * Symmetric Tx/Rx gets a reduced ITR=2000;
4219 * Total asymmetrical Tx or Rx gets ITR=8000;
4220 * everyone else is between 2000-8000.
4221 */
4222 u32 goc = (adapter->gotc + adapter->gorc) / 10000;
4223 u32 dif = (adapter->gotc > adapter->gorc ?
4224 adapter->gotc - adapter->gorc :
4225 adapter->gorc - adapter->gotc) / 10000;
4226 u32 itr = goc > 0 ? (dif * 6000 / goc + 2000) : 8000;
4227
4228 ew32(ITR, 1000000000 / (itr * 256));
4229 }
4230
ad68076e 4231 /* Cause software interrupt to ensure Rx ring is cleaned */
4662e82b
BA		 4232 if (adapter->msix_entries)
4233 ew32(ICS, adapter->rx_ring->ims_val);
4234 else
4235 ew32(ICS, E1000_ICS_RXDMT0);
bc7f75fa
AK		 4236
4237 /* Force detection of hung controller every watchdog period */
4238 adapter->detect_tx_hung = 1;
4239
ad68076e
BA		 4240 /*
4241 * With 82571 controllers, LAA may be overwritten due to controller
4242 * reset from the other port. Set the appropriate LAA in RAR[0]
4243 */
bc7f75fa
AK		 4244 if (e1000e_get_laa_state_82571(hw))
4245 e1000e_rar_set(hw, adapter->hw.mac.addr, 0);
4246
4247 /* Reset the timer */
4248 if (!test_bit(__E1000_DOWN, &adapter->state))
4249 mod_timer(&adapter->watchdog_timer,
4250 round_jiffies(jiffies + 2 * HZ));
4251}
4252
4253#define E1000_TX_FLAGS_CSUM 0x00000001
4254#define E1000_TX_FLAGS_VLAN 0x00000002
4255#define E1000_TX_FLAGS_TSO 0x00000004
4256#define E1000_TX_FLAGS_IPV4 0x00000008
4257#define E1000_TX_FLAGS_VLAN_MASK 0xffff0000
4258#define E1000_TX_FLAGS_VLAN_SHIFT 16
4259
4260static int e1000_tso(struct e1000_adapter *adapter,
4261 struct sk_buff *skb)
4262{
4263 struct e1000_ring *tx_ring = adapter->tx_ring;
4264 struct e1000_context_desc *context_desc;
4265 struct e1000_buffer *buffer_info;
4266 unsigned int i;
4267 u32 cmd_length = 0;
4268 u16 ipcse = 0, tucse, mss;
4269 u8 ipcss, ipcso, tucss, tucso, hdr_len;
4270 int err;
4271
3d5e33c9
BA		 4272 if (!skb_is_gso(skb))
4273 return 0;
bc7f75fa 4274
3d5e33c9
BA		 4275 if (skb_header_cloned(skb)) {
4276 err = pskb_expand_head(skb, 0, 0, GFP_ATOMIC);
4277 if (err)
4278 return err;
bc7f75fa
AK		 4279 }
4280
3d5e33c9
BA		 4281 hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
4282 mss = skb_shinfo(skb)->gso_size;
4283 if (skb->protocol == htons(ETH_P_IP)) {
4284 struct iphdr *iph = ip_hdr(skb);
4285 iph->tot_len = 0;
4286 iph->check = 0;
4287 tcp_hdr(skb)->check = ~csum_tcpudp_magic(iph->saddr, iph->daddr,
4288 0, IPPROTO_TCP, 0);
4289 cmd_length = E1000_TXD_CMD_IP;
4290 ipcse = skb_transport_offset(skb) - 1;
8e1e8a47 4291 } else if (skb_is_gso_v6(skb)) {
3d5e33c9
BA		 4292 ipv6_hdr(skb)->payload_len = 0;
4293 tcp_hdr(skb)->check = ~csum_ipv6_magic(&ipv6_hdr(skb)->saddr,
4294 &ipv6_hdr(skb)->daddr,
4295 0, IPPROTO_TCP, 0);
4296 ipcse = 0;
4297 }
4298 ipcss = skb_network_offset(skb);
4299 ipcso = (void *)&(ip_hdr(skb)->check) - (void *)skb->data;
4300 tucss = skb_transport_offset(skb);
4301 tucso = (void *)&(tcp_hdr(skb)->check) - (void *)skb->data;
4302 tucse = 0;
4303
4304 cmd_length |= (E1000_TXD_CMD_DEXT | E1000_TXD_CMD_TSE |
4305 E1000_TXD_CMD_TCP | (skb->len - (hdr_len)));
4306
4307 i = tx_ring->next_to_use;
4308 context_desc = E1000_CONTEXT_DESC(*tx_ring, i);
4309 buffer_info = &tx_ring->buffer_info[i];
4310
4311 context_desc->lower_setup.ip_fields.ipcss = ipcss;
4312 context_desc->lower_setup.ip_fields.ipcso = ipcso;
4313 context_desc->lower_setup.ip_fields.ipcse = cpu_to_le16(ipcse);
4314 context_desc->upper_setup.tcp_fields.tucss = tucss;
4315 context_desc->upper_setup.tcp_fields.tucso = tucso;
4316 context_desc->upper_setup.tcp_fields.tucse = cpu_to_le16(tucse);
4317 context_desc->tcp_seg_setup.fields.mss = cpu_to_le16(mss);
4318 context_desc->tcp_seg_setup.fields.hdr_len = hdr_len;
4319 context_desc->cmd_and_length = cpu_to_le32(cmd_length);
4320
4321 buffer_info->time_stamp = jiffies;
4322 buffer_info->next_to_watch = i;
4323
4324 i++;
4325 if (i == tx_ring->count)
4326 i = 0;
4327 tx_ring->next_to_use = i;
4328
4329 return 1;
bc7f75fa
AK		 4330}
4331
4332static bool e1000_tx_csum(struct e1000_adapter *adapter, struct sk_buff *skb)
4333{
4334 struct e1000_ring *tx_ring = adapter->tx_ring;
4335 struct e1000_context_desc *context_desc;
4336 struct e1000_buffer *buffer_info;
4337 unsigned int i;
4338 u8 css;
af807c82 4339 u32 cmd_len = E1000_TXD_CMD_DEXT;
5f66f208 4340 __be16 protocol;
bc7f75fa 4341
af807c82
DG		 4342 if (skb->ip_summed != CHECKSUM_PARTIAL)
4343 return 0;
bc7f75fa 4344
5f66f208
AJ		 4345 if (skb->protocol == cpu_to_be16(ETH_P_8021Q))
4346 protocol = vlan_eth_hdr(skb)->h_vlan_encapsulated_proto;
4347 else
4348 protocol = skb->protocol;
4349
3f518390 4350 switch (protocol) {
09640e63 4351 case cpu_to_be16(ETH_P_IP):
af807c82
DG		 4352 if (ip_hdr(skb)->protocol == IPPROTO_TCP)
4353 cmd_len |= E1000_TXD_CMD_TCP;
4354 break;
09640e63 4355 case cpu_to_be16(ETH_P_IPV6):
af807c82
DG		 4356 /* XXX not handling all IPV6 headers */
4357 if (ipv6_hdr(skb)->nexthdr == IPPROTO_TCP)
4358 cmd_len |= E1000_TXD_CMD_TCP;
4359 break;
4360 default:
4361 if (unlikely(net_ratelimit()))
5f66f208
AJ		 4362 e_warn("checksum_partial proto=%x!\n",
4363 be16_to_cpu(protocol));
af807c82 4364 break;
bc7f75fa
AK		 4365 }
4366
af807c82
DG		 4367 css = skb_transport_offset(skb);
4368
4369 i = tx_ring->next_to_use;
4370 buffer_info = &tx_ring->buffer_info[i];
4371 context_desc = E1000_CONTEXT_DESC(*tx_ring, i);
4372
4373 context_desc->lower_setup.ip_config = 0;
4374 context_desc->upper_setup.tcp_fields.tucss = css;
4375 context_desc->upper_setup.tcp_fields.tucso =
4376 css + skb->csum_offset;
4377 context_desc->upper_setup.tcp_fields.tucse = 0;
4378 context_desc->tcp_seg_setup.data = 0;
4379 context_desc->cmd_and_length = cpu_to_le32(cmd_len);
4380
4381 buffer_info->time_stamp = jiffies;
4382 buffer_info->next_to_watch = i;
4383
4384 i++;
4385 if (i == tx_ring->count)
4386 i = 0;
4387 tx_ring->next_to_use = i;
4388
4389 return 1;
bc7f75fa
AK		 4390}
4391
4392#define E1000_MAX_PER_TXD 8192
4393#define E1000_MAX_TXD_PWR 12
4394
4395static int e1000_tx_map(struct e1000_adapter *adapter,
4396 struct sk_buff *skb, unsigned int first,
4397 unsigned int max_per_txd, unsigned int nr_frags,
4398 unsigned int mss)
4399{
4400 struct e1000_ring *tx_ring = adapter->tx_ring;
03b1320d 4401 struct pci_dev *pdev = adapter->pdev;
1b7719c4 4402 struct e1000_buffer *buffer_info;
8ddc951c 4403 unsigned int len = skb_headlen(skb);
03b1320d 4404 unsigned int offset = 0, size, count = 0, i;
9ed318d5 4405 unsigned int f, bytecount, segs;
bc7f75fa
AK		 4406
4407 i = tx_ring->next_to_use;
4408
4409 while (len) {
1b7719c4 4410 buffer_info = &tx_ring->buffer_info[i];
bc7f75fa
AK		 4411 size = min(len, max_per_txd);
4412
bc7f75fa 4413 buffer_info->length = size;
bc7f75fa 4414 buffer_info->time_stamp = jiffies;
bc7f75fa 4415 buffer_info->next_to_watch = i;
0be3f55f
NN		 4416 buffer_info->dma = dma_map_single(&pdev->dev,
4417 skb->data + offset,
4418 size, DMA_TO_DEVICE);
03b1320d 4419 buffer_info->mapped_as_page = false;
0be3f55f 4420 if (dma_mapping_error(&pdev->dev, buffer_info->dma))
03b1320d 4421 goto dma_error;
bc7f75fa
AK		 4422
4423 len -= size;
4424 offset += size;
03b1320d 4425 count++;
1b7719c4
AD		 4426
4427 if (len) {
4428 i++;
4429 if (i == tx_ring->count)
4430 i = 0;
4431 }
bc7f75fa
AK		 4432 }
4433
4434 for (f = 0; f < nr_frags; f++) {
4435 struct skb_frag_struct *frag;
4436
4437 frag = &skb_shinfo(skb)->frags[f];
4438 len = frag->size;
03b1320d 4439 offset = frag->page_offset;
bc7f75fa
AK		 4440
4441 while (len) {
1b7719c4
AD		 4442 i++;
4443 if (i == tx_ring->count)
4444 i = 0;
4445
bc7f75fa
AK		 4446 buffer_info = &tx_ring->buffer_info[i];
4447 size = min(len, max_per_txd);
bc7f75fa
AK		 4448
4449 buffer_info->length = size;
4450 buffer_info->time_stamp = jiffies;
bc7f75fa 4451 buffer_info->next_to_watch = i;
0be3f55f 4452 buffer_info->dma = dma_map_page(&pdev->dev, frag->page,
03b1320d 4453 offset, size,
0be3f55f 4454 DMA_TO_DEVICE);
03b1320d 4455 buffer_info->mapped_as_page = true;
0be3f55f 4456 if (dma_mapping_error(&pdev->dev, buffer_info->dma))
03b1320d 4457 goto dma_error;
bc7f75fa
AK		 4458
4459 len -= size;
4460 offset += size;
4461 count++;
bc7f75fa
AK		 4462 }
4463 }
4464
9ed318d5
TH		 4465 segs = skb_shinfo(skb)->gso_segs ?: 1;
4466 /* multiply data chunks by size of headers */
4467 bytecount = ((segs - 1) * skb_headlen(skb)) + skb->len;
4468
bc7f75fa 4469 tx_ring->buffer_info[i].skb = skb;
9ed318d5
TH		 4470 tx_ring->buffer_info[i].segs = segs;
4471 tx_ring->buffer_info[i].bytecount = bytecount;
bc7f75fa
AK		 4472 tx_ring->buffer_info[first].next_to_watch = i;
4473
4474 return count;
03b1320d
AD		 4475
4476dma_error:
4477 dev_err(&pdev->dev, "TX DMA map failed\n");
4478 buffer_info->dma = 0;
c1fa347f 4479 if (count)
03b1320d 4480 count--;
c1fa347f
RK		 4481
4482 while (count--) {
4483 if (i==0)
03b1320d 4484 i += tx_ring->count;
c1fa347f 4485 i--;
03b1320d
AD		 4486 buffer_info = &tx_ring->buffer_info[i];
4487 e1000_put_txbuf(adapter, buffer_info);;
4488 }
4489
4490 return 0;
bc7f75fa
AK		 4491}
4492
4493static void e1000_tx_queue(struct e1000_adapter *adapter,
4494 int tx_flags, int count)
4495{
4496 struct e1000_ring *tx_ring = adapter->tx_ring;
4497 struct e1000_tx_desc *tx_desc = NULL;
4498 struct e1000_buffer *buffer_info;
4499 u32 txd_upper = 0, txd_lower = E1000_TXD_CMD_IFCS;
4500 unsigned int i;
4501
4502 if (tx_flags & E1000_TX_FLAGS_TSO) {
4503 txd_lower |= E1000_TXD_CMD_DEXT | E1000_TXD_DTYP_D |
4504 E1000_TXD_CMD_TSE;
4505 txd_upper |= E1000_TXD_POPTS_TXSM << 8;
4506
4507 if (tx_flags & E1000_TX_FLAGS_IPV4)
4508 txd_upper |= E1000_TXD_POPTS_IXSM << 8;
4509 }
4510
4511 if (tx_flags & E1000_TX_FLAGS_CSUM) {
4512 txd_lower |= E1000_TXD_CMD_DEXT | E1000_TXD_DTYP_D;
4513 txd_upper |= E1000_TXD_POPTS_TXSM << 8;
4514 }
4515
4516 if (tx_flags & E1000_TX_FLAGS_VLAN) {
4517 txd_lower |= E1000_TXD_CMD_VLE;
4518 txd_upper |= (tx_flags & E1000_TX_FLAGS_VLAN_MASK);
4519 }
4520
4521 i = tx_ring->next_to_use;
4522
4523 while (count--) {
4524 buffer_info = &tx_ring->buffer_info[i];
4525 tx_desc = E1000_TX_DESC(*tx_ring, i);
4526 tx_desc->buffer_addr = cpu_to_le64(buffer_info->dma);
4527 tx_desc->lower.data =
4528 cpu_to_le32(txd_lower | buffer_info->length);
4529 tx_desc->upper.data = cpu_to_le32(txd_upper);
4530
4531 i++;
4532 if (i == tx_ring->count)
4533 i = 0;
4534 }
4535
4536 tx_desc->lower.data |= cpu_to_le32(adapter->txd_cmd);
4537
ad68076e
BA		 4538 /*
4539 * Force memory writes to complete before letting h/w
bc7f75fa
AK		 4540 * know there are new descriptors to fetch. (Only
4541 * applicable for weak-ordered memory model archs,
ad68076e
BA		 4542 * such as IA-64).
4543 */
bc7f75fa
AK		 4544 wmb();
4545
4546 tx_ring->next_to_use = i;
4547 writel(i, adapter->hw.hw_addr + tx_ring->tail);
ad68076e
BA		 4548 /*
4549 * we need this if more than one processor can write to our tail
4550 * at a time, it synchronizes IO on IA64/Altix systems
4551 */
bc7f75fa
AK		 4552 mmiowb();
4553}
4554
4555#define MINIMUM_DHCP_PACKET_SIZE 282
4556static int e1000_transfer_dhcp_info(struct e1000_adapter *adapter,
4557 struct sk_buff *skb)
4558{
4559 struct e1000_hw *hw = &adapter->hw;
4560 u16 length, offset;
4561
4562 if (vlan_tx_tag_present(skb)) {
8e95a202
JP		 4563 if (!((vlan_tx_tag_get(skb) == adapter->hw.mng_cookie.vlan_id) &&
4564 (adapter->hw.mng_cookie.status &
bc7f75fa
AK		 4565 E1000_MNG_DHCP_COOKIE_STATUS_VLAN)))
4566 return 0;
4567 }
4568
4569 if (skb->len <= MINIMUM_DHCP_PACKET_SIZE)
4570 return 0;
4571
4572 if (((struct ethhdr *) skb->data)->h_proto != htons(ETH_P_IP))
4573 return 0;
4574
4575 {
4576 const struct iphdr *ip = (struct iphdr *)((u8 *)skb->data+14);
4577 struct udphdr *udp;
4578
4579 if (ip->protocol != IPPROTO_UDP)
4580 return 0;
4581
4582 udp = (struct udphdr *)((u8 *)ip + (ip->ihl << 2));
4583 if (ntohs(udp->dest) != 67)
4584 return 0;
4585
4586 offset = (u8 *)udp + 8 - skb->data;
4587 length = skb->len - offset;
4588 return e1000e_mng_write_dhcp_info(hw, (u8 *)udp + 8, length);
4589 }
4590
4591 return 0;
4592}
4593
4594static int __e1000_maybe_stop_tx(struct net_device *netdev, int size)
4595{
4596 struct e1000_adapter *adapter = netdev_priv(netdev);
4597
4598 netif_stop_queue(netdev);
ad68076e
BA		 4599 /*
4600 * Herbert's original patch had:
bc7f75fa 4601 * smp_mb__after_netif_stop_queue();
ad68076e
BA		 4602 * but since that doesn't exist yet, just open code it.
4603 */
bc7f75fa
AK		 4604 smp_mb();
4605
ad68076e
BA		 4606 /*
4607 * We need to check again in a case another CPU has just
4608 * made room available.
4609 */
bc7f75fa
AK		 4610 if (e1000_desc_unused(adapter->tx_ring) < size)
4611 return -EBUSY;
4612
4613 /* A reprieve! */
4614 netif_start_queue(netdev);
4615 ++adapter->restart_queue;
4616 return 0;
4617}
4618
4619static int e1000_maybe_stop_tx(struct net_device *netdev, int size)
4620{
4621 struct e1000_adapter *adapter = netdev_priv(netdev);
4622
4623 if (e1000_desc_unused(adapter->tx_ring) >= size)
4624 return 0;
4625 return __e1000_maybe_stop_tx(netdev, size);
4626}
4627
4628#define TXD_USE_COUNT(S, X) (((S) >> (X)) + 1 )
3b29a56d
SH		 4629static netdev_tx_t e1000_xmit_frame(struct sk_buff *skb,
4630 struct net_device *netdev)
bc7f75fa
AK		 4631{
4632 struct e1000_adapter *adapter = netdev_priv(netdev);
4633 struct e1000_ring *tx_ring = adapter->tx_ring;
4634 unsigned int first;
4635 unsigned int max_per_txd = E1000_MAX_PER_TXD;
4636 unsigned int max_txd_pwr = E1000_MAX_TXD_PWR;
4637 unsigned int tx_flags = 0;
e743d313 4638 unsigned int len = skb_headlen(skb);
4e6c709c
AK		 4639 unsigned int nr_frags;
4640 unsigned int mss;
bc7f75fa
AK		 4641 int count = 0;
4642 int tso;
4643 unsigned int f;
bc7f75fa
AK		 4644
4645 if (test_bit(__E1000_DOWN, &adapter->state)) {
4646 dev_kfree_skb_any(skb);
4647 return NETDEV_TX_OK;
4648 }
4649
4650 if (skb->len <= 0) {
4651 dev_kfree_skb_any(skb);
4652 return NETDEV_TX_OK;
4653 }
4654
4655 mss = skb_shinfo(skb)->gso_size;
ad68076e
BA		 4656 /*
4657 * The controller does a simple calculation to
bc7f75fa
AK		 4658 * make sure there is enough room in the FIFO before
4659 * initiating the DMA for each buffer. The calc is:
4660 * 4 = ceil(buffer len/mss). To make sure we don't
4661 * overrun the FIFO, adjust the max buffer len if mss
ad68076e
BA		 4662 * drops.
4663 */
bc7f75fa
AK		 4664 if (mss) {
4665 u8 hdr_len;
4666 max_per_txd = min(mss << 2, max_per_txd);
4667 max_txd_pwr = fls(max_per_txd) - 1;
4668
ad68076e
BA		 4669 /*
4670 * TSO Workaround for 82571/2/3 Controllers -- if skb->data
4671 * points to just header, pull a few bytes of payload from
4672 * frags into skb->data
4673 */
bc7f75fa 4674 hdr_len = skb_transport_offset(skb) + tcp_hdrlen(skb);
ad68076e
BA		 4675 /*
4676 * we do this workaround for ES2LAN, but it is un-necessary,
4677 * avoiding it could save a lot of cycles
4678 */
4e6c709c 4679 if (skb->data_len && (hdr_len == len)) {
bc7f75fa
AK		 4680 unsigned int pull_size;
4681
4682 pull_size = min((unsigned int)4, skb->data_len);
4683 if (!__pskb_pull_tail(skb, pull_size)) {
44defeb3 4684 e_err("__pskb_pull_tail failed.\n");
bc7f75fa
AK		 4685 dev_kfree_skb_any(skb);
4686 return NETDEV_TX_OK;
4687 }
e743d313 4688 len = skb_headlen(skb);
bc7f75fa
AK		 4689 }
4690 }
4691
4692 /* reserve a descriptor for the offload context */
4693 if ((mss) || (skb->ip_summed == CHECKSUM_PARTIAL))
4694 count++;
4695 count++;
4696
4697 count += TXD_USE_COUNT(len, max_txd_pwr);
4698
4699 nr_frags = skb_shinfo(skb)->nr_frags;
4700 for (f = 0; f < nr_frags; f++)
4701 count += TXD_USE_COUNT(skb_shinfo(skb)->frags[f].size,
4702 max_txd_pwr);
4703
4704 if (adapter->hw.mac.tx_pkt_filtering)
4705 e1000_transfer_dhcp_info(adapter, skb);
4706
ad68076e
BA		 4707 /*
4708 * need: count + 2 desc gap to keep tail from touching
4709 * head, otherwise try next time
4710 */
92af3e95 4711 if (e1000_maybe_stop_tx(netdev, count + 2))
bc7f75fa 4712 return NETDEV_TX_BUSY;
bc7f75fa
AK		 4713
4714 if (adapter->vlgrp && vlan_tx_tag_present(skb)) {
4715 tx_flags |= E1000_TX_FLAGS_VLAN;
4716 tx_flags |= (vlan_tx_tag_get(skb) << E1000_TX_FLAGS_VLAN_SHIFT);
4717 }
4718
4719 first = tx_ring->next_to_use;
4720
4721 tso = e1000_tso(adapter, skb);
4722 if (tso < 0) {
4723 dev_kfree_skb_any(skb);
bc7f75fa
AK		 4724 return NETDEV_TX_OK;
4725 }
4726
4727 if (tso)
4728 tx_flags |= E1000_TX_FLAGS_TSO;
4729 else if (e1000_tx_csum(adapter, skb))
4730 tx_flags |= E1000_TX_FLAGS_CSUM;
4731
ad68076e
BA		 4732 /*
4733 * Old method was to assume IPv4 packet by default if TSO was enabled.
bc7f75fa 4734 * 82571 hardware supports TSO capabilities for IPv6 as well...
ad68076e
BA		 4735 * no longer assume, we must.
4736 */
bc7f75fa
AK		 4737 if (skb->protocol == htons(ETH_P_IP))
4738 tx_flags |= E1000_TX_FLAGS_IPV4;
4739
1b7719c4 4740 /* if count is 0 then mapping error has occured */
bc7f75fa 4741 count = e1000_tx_map(adapter, skb, first, max_per_txd, nr_frags, mss);
1b7719c4
AD		 4742 if (count) {
4743 e1000_tx_queue(adapter, tx_flags, count);
1b7719c4
AD		 4744 /* Make sure there is space in the ring for the next send. */
4745 e1000_maybe_stop_tx(netdev, MAX_SKB_FRAGS + 2);
4746
4747 } else {
bc7f75fa 4748 dev_kfree_skb_any(skb);
1b7719c4
AD		 4749 tx_ring->buffer_info[first].time_stamp = 0;
4750 tx_ring->next_to_use = first;
bc7f75fa
AK		 4751 }
4752
bc7f75fa
AK		 4753 return NETDEV_TX_OK;
4754}
4755
4756/**
4757 * e1000_tx_timeout - Respond to a Tx Hang
4758 * @netdev: network interface device structure
4759 **/
4760static void e1000_tx_timeout(struct net_device *netdev)
4761{
4762 struct e1000_adapter *adapter = netdev_priv(netdev);
4763
4764 /* Do the reset outside of interrupt context */
4765 adapter->tx_timeout_count++;
4766 schedule_work(&adapter->reset_task);
4767}
4768
4769static void e1000_reset_task(struct work_struct *work)
4770{
4771 struct e1000_adapter *adapter;
4772 adapter = container_of(work, struct e1000_adapter, reset_task);
4773
84f4ee90
TI		 4774 e1000e_dump(adapter);
4775 e_err("Reset adapter\n");
bc7f75fa
AK		 4776 e1000e_reinit_locked(adapter);
4777}
4778
4779/**
4780 * e1000_get_stats - Get System Network Statistics
4781 * @netdev: network interface device structure
4782 *
4783 * Returns the address of the device statistics structure.
4784 * The statistics are actually updated from the timer callback.
4785 **/
4786static struct net_device_stats *e1000_get_stats(struct net_device *netdev)
4787{
bc7f75fa 4788 /* only return the current stats */
7274c20f 4789 return &netdev->stats;
bc7f75fa
AK		 4790}
4791
4792/**
4793 * e1000_change_mtu - Change the Maximum Transfer Unit
4794 * @netdev: network interface device structure
4795 * @new_mtu: new value for maximum frame size
4796 *
4797 * Returns 0 on success, negative on failure
4798 **/
4799static int e1000_change_mtu(struct net_device *netdev, int new_mtu)
4800{
4801 struct e1000_adapter *adapter = netdev_priv(netdev);
4802 int max_frame = new_mtu + ETH_HLEN + ETH_FCS_LEN;
4803
2adc55c9
BA		 4804 /* Jumbo frame support */
4805 if ((max_frame > ETH_FRAME_LEN + ETH_FCS_LEN) &&
4806 !(adapter->flags & FLAG_HAS_JUMBO_FRAMES)) {
4807 e_err("Jumbo Frames not supported.\n");
bc7f75fa
AK		 4808 return -EINVAL;
4809 }
4810
2adc55c9
BA		 4811 /* Supported frame sizes */
4812 if ((new_mtu < ETH_ZLEN + ETH_FCS_LEN + VLAN_HLEN) ||
4813 (max_frame > adapter->max_hw_frame_size)) {
4814 e_err("Unsupported MTU setting\n");
bc7f75fa
AK		 4815 return -EINVAL;
4816 }
4817
6f461f6c
BA		 4818 /* 82573 Errata 17 */
4819 if (((adapter->hw.mac.type == e1000_82573) ||
4820 (adapter->hw.mac.type == e1000_82574)) &&
4821 (max_frame > ETH_FRAME_LEN + ETH_FCS_LEN)) {
4822 adapter->flags2 |= FLAG2_DISABLE_ASPM_L1;
4823 e1000e_disable_aspm(adapter->pdev, PCIE_LINK_STATE_L1);
4824 }
4825
bc7f75fa
AK		 4826 while (test_and_set_bit(__E1000_RESETTING, &adapter->state))
4827 msleep(1);
610c9928 4828 /* e1000e_down -> e1000e_reset dependent on max_frame_size & mtu */
318a94d6 4829 adapter->max_frame_size = max_frame;
610c9928
BA		 4830 e_info("changing MTU from %d to %d\n", netdev->mtu, new_mtu);
4831 netdev->mtu = new_mtu;
bc7f75fa
AK		 4832 if (netif_running(netdev))
4833 e1000e_down(adapter);
4834
ad68076e
BA		 4835 /*
4836 * NOTE: netdev_alloc_skb reserves 16 bytes, and typically NET_IP_ALIGN
bc7f75fa
AK		 4837 * means we reserve 2 more, this pushes us to allocate from the next
4838 * larger slab size.
ad68076e 4839 * i.e. RXBUFFER_2048 --> size-4096 slab
97ac8cae
BA		 4840 * However with the new *_jumbo_rx* routines, jumbo receives will use
4841 * fragmented skbs
ad68076e 4842 */
bc7f75fa 4843
9926146b 4844 if (max_frame <= 2048)
bc7f75fa
AK		 4845 adapter->rx_buffer_len = 2048;
4846 else
4847 adapter->rx_buffer_len = 4096;
4848
4849 /* adjust allocation if LPE protects us, and we aren't using SBP */
4850 if ((max_frame == ETH_FRAME_LEN + ETH_FCS_LEN) ||
4851 (max_frame == ETH_FRAME_LEN + VLAN_HLEN + ETH_FCS_LEN))
4852 adapter->rx_buffer_len = ETH_FRAME_LEN + VLAN_HLEN
ad68076e 4853 + ETH_FCS_LEN;
bc7f75fa 4854
bc7f75fa
AK		 4855 if (netif_running(netdev))
4856 e1000e_up(adapter);
4857 else
4858 e1000e_reset(adapter);
4859
4860 clear_bit(__E1000_RESETTING, &adapter->state);
4861
4862 return 0;
4863}
4864
4865static int e1000_mii_ioctl(struct net_device *netdev, struct ifreq *ifr,
4866 int cmd)
4867{
4868 struct e1000_adapter *adapter = netdev_priv(netdev);
4869 struct mii_ioctl_data *data = if_mii(ifr);
bc7f75fa 4870
318a94d6 4871 if (adapter->hw.phy.media_type != e1000_media_type_copper)
bc7f75fa
AK		 4872 return -EOPNOTSUPP;
4873
4874 switch (cmd) {
4875 case SIOCGMIIPHY:
4876 data->phy_id = adapter->hw.phy.addr;
4877 break;
4878 case SIOCGMIIREG:
b16a002e
BA		 4879 e1000_phy_read_status(adapter);
4880
7c25769f
BA		 4881 switch (data->reg_num & 0x1F) {
4882 case MII_BMCR:
4883 data->val_out = adapter->phy_regs.bmcr;
4884 break;
4885 case MII_BMSR:
4886 data->val_out = adapter->phy_regs.bmsr;
4887 break;
4888 case MII_PHYSID1:
4889 data->val_out = (adapter->hw.phy.id >> 16);
4890 break;
4891 case MII_PHYSID2:
4892 data->val_out = (adapter->hw.phy.id & 0xFFFF);
4893 break;
4894 case MII_ADVERTISE:
4895 data->val_out = adapter->phy_regs.advertise;
4896 break;
4897 case MII_LPA:
4898 data->val_out = adapter->phy_regs.lpa;
4899 break;
4900 case MII_EXPANSION:
4901 data->val_out = adapter->phy_regs.expansion;
4902 break;
4903 case MII_CTRL1000:
4904 data->val_out = adapter->phy_regs.ctrl1000;
4905 break;
4906 case MII_STAT1000:
4907 data->val_out = adapter->phy_regs.stat1000;
4908 break;
4909 case MII_ESTATUS:
4910 data->val_out = adapter->phy_regs.estatus;
4911 break;
4912 default:
bc7f75fa
AK		 4913 return -EIO;
4914 }
bc7f75fa
AK		 4915 break;
4916 case SIOCSMIIREG:
4917 default:
4918 return -EOPNOTSUPP;
4919 }
4920 return 0;
4921}
4922
4923static int e1000_ioctl(struct net_device *netdev, struct ifreq *ifr, int cmd)
4924{
4925 switch (cmd) {
4926 case SIOCGMIIPHY:
4927 case SIOCGMIIREG:
4928 case SIOCSMIIREG:
4929 return e1000_mii_ioctl(netdev, ifr, cmd);
4930 default:
4931 return -EOPNOTSUPP;
4932 }
4933}
4934
a4f58f54
BA		 4935static int e1000_init_phy_wakeup(struct e1000_adapter *adapter, u32 wufc)
4936{
4937 struct e1000_hw *hw = &adapter->hw;
4938 u32 i, mac_reg;
4939 u16 phy_reg;
4940 int retval = 0;
4941
4942 /* copy MAC RARs to PHY RARs */
d3738bb8 4943 e1000_copy_rx_addrs_to_phy_ich8lan(hw);
a4f58f54
BA		 4944
4945 /* copy MAC MTA to PHY MTA */
4946 for (i = 0; i < adapter->hw.mac.mta_reg_count; i++) {
4947 mac_reg = E1000_READ_REG_ARRAY(hw, E1000_MTA, i);
4948 e1e_wphy(hw, BM_MTA(i), (u16)(mac_reg & 0xFFFF));
4949 e1e_wphy(hw, BM_MTA(i) + 1, (u16)((mac_reg >> 16) & 0xFFFF));
4950 }
4951
4952 /* configure PHY Rx Control register */
4953 e1e_rphy(&adapter->hw, BM_RCTL, &phy_reg);
4954 mac_reg = er32(RCTL);
4955 if (mac_reg & E1000_RCTL_UPE)
4956 phy_reg |= BM_RCTL_UPE;
4957 if (mac_reg & E1000_RCTL_MPE)
4958 phy_reg |= BM_RCTL_MPE;
4959 phy_reg &= ~(BM_RCTL_MO_MASK);
4960 if (mac_reg & E1000_RCTL_MO_3)
4961 phy_reg |= (((mac_reg & E1000_RCTL_MO_3) >> E1000_RCTL_MO_SHIFT)
4962 << BM_RCTL_MO_SHIFT);
4963 if (mac_reg & E1000_RCTL_BAM)
4964 phy_reg |= BM_RCTL_BAM;
4965 if (mac_reg & E1000_RCTL_PMCF)
4966 phy_reg |= BM_RCTL_PMCF;
4967 mac_reg = er32(CTRL);
4968 if (mac_reg & E1000_CTRL_RFCE)
4969 phy_reg |= BM_RCTL_RFCE;
4970 e1e_wphy(&adapter->hw, BM_RCTL, phy_reg);
4971
4972 /* enable PHY wakeup in MAC register */
4973 ew32(WUFC, wufc);
4974 ew32(WUC, E1000_WUC_PHY_WAKE | E1000_WUC_PME_EN);
4975
4976 /* configure and enable PHY wakeup in PHY registers */
4977 e1e_wphy(&adapter->hw, BM_WUFC, wufc);
4978 e1e_wphy(&adapter->hw, BM_WUC, E1000_WUC_PME_EN);
4979
4980 /* activate PHY wakeup */
94d8186a 4981 retval = hw->phy.ops.acquire(hw);
a4f58f54
BA		 4982 if (retval) {
4983 e_err("Could not acquire PHY\n");
4984 return retval;
4985 }
4986 e1000e_write_phy_reg_mdic(hw, IGP01E1000_PHY_PAGE_SELECT,
4987 (BM_WUC_ENABLE_PAGE << IGP_PAGE_SHIFT));
4988 retval = e1000e_read_phy_reg_mdic(hw, BM_WUC_ENABLE_REG, &phy_reg);
4989 if (retval) {
4990 e_err("Could not read PHY page 769\n");
4991 goto out;
4992 }
4993 phy_reg |= BM_WUC_ENABLE_BIT | BM_WUC_HOST_WU_BIT;
4994 retval = e1000e_write_phy_reg_mdic(hw, BM_WUC_ENABLE_REG, phy_reg);
4995 if (retval)
4996 e_err("Could not set PHY Host Wakeup bit\n");
4997out:
94d8186a 4998 hw->phy.ops.release(hw);
a4f58f54
BA		 4999
5000 return retval;
5001}
5002
23606cf5
RW		 5003static int __e1000_shutdown(struct pci_dev *pdev, bool *enable_wake,
5004 bool runtime)
bc7f75fa
AK		 5005{
5006 struct net_device *netdev = pci_get_drvdata(pdev);
5007 struct e1000_adapter *adapter = netdev_priv(netdev);
5008 struct e1000_hw *hw = &adapter->hw;
5009 u32 ctrl, ctrl_ext, rctl, status;
23606cf5
RW		 5010 /* Runtime suspend should only enable wakeup for link changes */
5011 u32 wufc = runtime ? E1000_WUFC_LNKC : adapter->wol;
bc7f75fa
AK		 5012 int retval = 0;
5013
5014 netif_device_detach(netdev);
5015
5016 if (netif_running(netdev)) {
5017 WARN_ON(test_bit(__E1000_RESETTING, &adapter->state));
5018 e1000e_down(adapter);
5019 e1000_free_irq(adapter);
5020 }
4662e82b 5021 e1000e_reset_interrupt_capability(adapter);
bc7f75fa
AK		 5022
5023 retval = pci_save_state(pdev);
5024 if (retval)
5025 return retval;
5026
5027 status = er32(STATUS);
5028 if (status & E1000_STATUS_LU)
5029 wufc &= ~E1000_WUFC_LNKC;
5030
5031 if (wufc) {
5032 e1000_setup_rctl(adapter);
5033 e1000_set_multi(netdev);
5034
5035 /* turn on all-multi mode if wake on multicast is enabled */
5036 if (wufc & E1000_WUFC_MC) {
5037 rctl = er32(RCTL);
5038 rctl |= E1000_RCTL_MPE;
5039 ew32(RCTL, rctl);
5040 }
5041
5042 ctrl = er32(CTRL);
5043 /* advertise wake from D3Cold */
5044 #define E1000_CTRL_ADVD3WUC 0x00100000
5045 /* phy power management enable */
5046 #define E1000_CTRL_EN_PHY_PWR_MGMT 0x00200000
a4f58f54
BA		 5047 ctrl |= E1000_CTRL_ADVD3WUC;
5048 if (!(adapter->flags2 & FLAG2_HAS_PHY_WAKEUP))
5049 ctrl |= E1000_CTRL_EN_PHY_PWR_MGMT;
bc7f75fa
AK		 5050 ew32(CTRL, ctrl);
5051
318a94d6
JK		 5052 if (adapter->hw.phy.media_type == e1000_media_type_fiber ||
5053 adapter->hw.phy.media_type ==
5054 e1000_media_type_internal_serdes) {
bc7f75fa
AK		 5055 /* keep the laser running in D3 */
5056 ctrl_ext = er32(CTRL_EXT);
93a23f48 5057 ctrl_ext |= E1000_CTRL_EXT_SDP3_DATA;
bc7f75fa
AK		 5058 ew32(CTRL_EXT, ctrl_ext);
5059 }
5060
97ac8cae
BA		 5061 if (adapter->flags & FLAG_IS_ICH)
5062 e1000e_disable_gig_wol_ich8lan(&adapter->hw);
5063
bc7f75fa
AK		 5064 /* Allow time for pending master requests to run */
5065 e1000e_disable_pcie_master(&adapter->hw);
5066
82776a4b 5067 if (adapter->flags2 & FLAG2_HAS_PHY_WAKEUP) {
a4f58f54
BA		 5068 /* enable wakeup by the PHY */
5069 retval = e1000_init_phy_wakeup(adapter, wufc);
5070 if (retval)
5071 return retval;
5072 } else {
5073 /* enable wakeup by the MAC */
5074 ew32(WUFC, wufc);
5075 ew32(WUC, E1000_WUC_PME_EN);
5076 }
bc7f75fa
AK		 5077 } else {
5078 ew32(WUC, 0);
5079 ew32(WUFC, 0);
bc7f75fa
AK		 5080 }
5081
4f9de721
RW		 5082 *enable_wake = !!wufc;
5083
bc7f75fa 5084 /* make sure adapter isn't asleep if manageability is enabled */
82776a4b
BA		 5085 if ((adapter->flags & FLAG_MNG_PT_ENABLED) ||
5086 (hw->mac.ops.check_mng_mode(hw)))
4f9de721 5087 *enable_wake = true;
bc7f75fa
AK		 5088
5089 if (adapter->hw.phy.type == e1000_phy_igp_3)
5090 e1000e_igp3_phy_powerdown_workaround_ich8lan(&adapter->hw);
5091
ad68076e
BA		 5092 /*
5093 * Release control of h/w to f/w. If f/w is AMT enabled, this
5094 * would have already happened in close and is redundant.
5095 */
bc7f75fa
AK		 5096 e1000_release_hw_control(adapter);
5097
5098 pci_disable_device(pdev);
5099
4f9de721
RW		 5100 return 0;
5101}
5102
5103static void e1000_power_off(struct pci_dev *pdev, bool sleep, bool wake)
5104{
5105 if (sleep && wake) {
5106 pci_prepare_to_sleep(pdev);
5107 return;
5108 }
5109
5110 pci_wake_from_d3(pdev, wake);
5111 pci_set_power_state(pdev, PCI_D3hot);
5112}
5113
5114static void e1000_complete_shutdown(struct pci_dev *pdev, bool sleep,
5115 bool wake)
5116{
5117 struct net_device *netdev = pci_get_drvdata(pdev);
5118 struct e1000_adapter *adapter = netdev_priv(netdev);
5119
005cbdfc
AD		 5120 /*
5121 * The pci-e switch on some quad port adapters will report a
5122 * correctable error when the MAC transitions from D0 to D3. To
5123 * prevent this we need to mask off the correctable errors on the
5124 * downstream port of the pci-e switch.
5125 */
5126 if (adapter->flags & FLAG_IS_QUAD_PORT) {
5127 struct pci_dev *us_dev = pdev->bus->self;
5128 int pos = pci_find_capability(us_dev, PCI_CAP_ID_EXP);
5129 u16 devctl;
5130
5131 pci_read_config_word(us_dev, pos + PCI_EXP_DEVCTL, &devctl);
5132 pci_write_config_word(us_dev, pos + PCI_EXP_DEVCTL,
5133 (devctl & ~PCI_EXP_DEVCTL_CERE));
5134
4f9de721 5135 e1000_power_off(pdev, sleep, wake);
005cbdfc
AD		 5136
5137 pci_write_config_word(us_dev, pos + PCI_EXP_DEVCTL, devctl);
5138 } else {
4f9de721 5139 e1000_power_off(pdev, sleep, wake);
005cbdfc 5140 }
bc7f75fa
AK		 5141}
5142
6f461f6c
BA		 5143#ifdef CONFIG_PCIEASPM
5144static void __e1000e_disable_aspm(struct pci_dev *pdev, u16 state)
5145{
5146 pci_disable_link_state(pdev, state);
5147}
5148#else
5149static void __e1000e_disable_aspm(struct pci_dev *pdev, u16 state)
1eae4eb2
AK		 5150{
5151 int pos;
6f461f6c 5152 u16 reg16;
1eae4eb2
AK		 5153
5154 /*
6f461f6c
BA		 5155 * Both device and parent should have the same ASPM setting.
5156 * Disable ASPM in downstream component first and then upstream.
1eae4eb2 5157 */
6f461f6c
BA		 5158 pos = pci_pcie_cap(pdev);
5159 pci_read_config_word(pdev, pos + PCI_EXP_LNKCTL, &reg16);
5160 reg16 &= ~state;
5161 pci_write_config_word(pdev, pos + PCI_EXP_LNKCTL, reg16);
5162
0c75ba22
AB		 5163 if (!pdev->bus->self)
5164 return;
5165
6f461f6c
BA		 5166 pos = pci_pcie_cap(pdev->bus->self);
5167 pci_read_config_word(pdev->bus->self, pos + PCI_EXP_LNKCTL, &reg16);
5168 reg16 &= ~state;
5169 pci_write_config_word(pdev->bus->self, pos + PCI_EXP_LNKCTL, reg16);
5170}
5171#endif
5172void e1000e_disable_aspm(struct pci_dev *pdev, u16 state)
5173{
5174 dev_info(&pdev->dev, "Disabling ASPM %s %s\n",
5175 (state & PCIE_LINK_STATE_L0S) ? "L0s" : "",
5176 (state & PCIE_LINK_STATE_L1) ? "L1" : "");
5177
5178 __e1000e_disable_aspm(pdev, state);
1eae4eb2
AK		 5179}
5180
a0340162 5181#ifdef CONFIG_PM_OPS
23606cf5 5182static bool e1000e_pm_ready(struct e1000_adapter *adapter)
4f9de721 5183{
23606cf5 5184 return !!adapter->tx_ring->buffer_info;
4f9de721
RW		 5185}
5186
23606cf5 5187static int __e1000_resume(struct pci_dev *pdev)
bc7f75fa
AK		 5188{
5189 struct net_device *netdev = pci_get_drvdata(pdev);
5190 struct e1000_adapter *adapter = netdev_priv(netdev);
5191 struct e1000_hw *hw = &adapter->hw;
5192 u32 err;
5193
5194 pci_set_power_state(pdev, PCI_D0);
5195 pci_restore_state(pdev);
28b8f04a 5196 pci_save_state(pdev);
6f461f6c
BA		 5197 if (adapter->flags2 & FLAG2_DISABLE_ASPM_L1)
5198 e1000e_disable_aspm(pdev, PCIE_LINK_STATE_L1);
6e4f6f6b 5199
4662e82b 5200 e1000e_set_interrupt_capability(adapter);
bc7f75fa
AK		 5201 if (netif_running(netdev)) {
5202 err = e1000_request_irq(adapter);
5203 if (err)
5204 return err;
5205 }
5206
5207 e1000e_power_up_phy(adapter);
a4f58f54
BA		 5208
5209 /* report the system wakeup cause from S3/S4 */
5210 if (adapter->flags2 & FLAG2_HAS_PHY_WAKEUP) {
5211 u16 phy_data;
5212
5213 e1e_rphy(&adapter->hw, BM_WUS, &phy_data);
5214 if (phy_data) {
5215 e_info("PHY Wakeup cause - %s\n",
5216 phy_data & E1000_WUS_EX ? "Unicast Packet" :
5217 phy_data & E1000_WUS_MC ? "Multicast Packet" :
5218 phy_data & E1000_WUS_BC ? "Broadcast Packet" :
5219 phy_data & E1000_WUS_MAG ? "Magic Packet" :
5220 phy_data & E1000_WUS_LNKC ? "Link Status "
5221 " Change" : "other");
5222 }
5223 e1e_wphy(&adapter->hw, BM_WUS, ~0);
5224 } else {
5225 u32 wus = er32(WUS);
5226 if (wus) {
5227 e_info("MAC Wakeup cause - %s\n",
5228 wus & E1000_WUS_EX ? "Unicast Packet" :
5229 wus & E1000_WUS_MC ? "Multicast Packet" :
5230 wus & E1000_WUS_BC ? "Broadcast Packet" :
5231 wus & E1000_WUS_MAG ? "Magic Packet" :
5232 wus & E1000_WUS_LNKC ? "Link Status Change" :
5233 "other");
5234 }
5235 ew32(WUS, ~0);
5236 }
5237
bc7f75fa 5238 e1000e_reset(adapter);
bc7f75fa 5239
cd791618 5240 e1000_init_manageability_pt(adapter);
bc7f75fa
AK		 5241
5242 if (netif_running(netdev))
5243 e1000e_up(adapter);
5244
5245 netif_device_attach(netdev);
5246
ad68076e
BA		 5247 /*
5248 * If the controller has AMT, do not set DRV_LOAD until the interface
bc7f75fa 5249 * is up. For all other cases, let the f/w know that the h/w is now
ad68076e
BA		 5250 * under the control of the driver.
5251 */
c43bc57e 5252 if (!(adapter->flags & FLAG_HAS_AMT))
bc7f75fa
AK		 5253 e1000_get_hw_control(adapter);
5254
5255 return 0;
5256}
23606cf5 5257
a0340162
RW		 5258#ifdef CONFIG_PM_SLEEP
5259static int e1000_suspend(struct device *dev)
5260{
5261 struct pci_dev *pdev = to_pci_dev(dev);
5262 int retval;
5263 bool wake;
5264
5265 retval = __e1000_shutdown(pdev, &wake, false);
5266 if (!retval)
5267 e1000_complete_shutdown(pdev, true, wake);
5268
5269 return retval;
5270}
5271
23606cf5
RW		 5272static int e1000_resume(struct device *dev)
5273{
5274 struct pci_dev *pdev = to_pci_dev(dev);
5275 struct net_device *netdev = pci_get_drvdata(pdev);
5276 struct e1000_adapter *adapter = netdev_priv(netdev);
5277
5278 if (e1000e_pm_ready(adapter))
5279 adapter->idle_check = true;
5280
5281 return __e1000_resume(pdev);
5282}
a0340162
RW		 5283#endif /* CONFIG_PM_SLEEP */
5284
5285#ifdef CONFIG_PM_RUNTIME
5286static int e1000_runtime_suspend(struct device *dev)
5287{
5288 struct pci_dev *pdev = to_pci_dev(dev);
5289 struct net_device *netdev = pci_get_drvdata(pdev);
5290 struct e1000_adapter *adapter = netdev_priv(netdev);
5291
5292 if (e1000e_pm_ready(adapter)) {
5293 bool wake;
5294
5295 __e1000_shutdown(pdev, &wake, true);
5296 }
5297
5298 return 0;
5299}
5300
5301static int e1000_idle(struct device *dev)
5302{
5303 struct pci_dev *pdev = to_pci_dev(dev);
5304 struct net_device *netdev = pci_get_drvdata(pdev);
5305 struct e1000_adapter *adapter = netdev_priv(netdev);
5306
5307 if (!e1000e_pm_ready(adapter))
5308 return 0;
5309
5310 if (adapter->idle_check) {
5311 adapter->idle_check = false;
5312 if (!e1000e_has_link(adapter))
5313 pm_schedule_suspend(dev, MSEC_PER_SEC);
5314 }
5315
5316 return -EBUSY;
5317}
23606cf5
RW		 5318
5319static int e1000_runtime_resume(struct device *dev)
5320{
5321 struct pci_dev *pdev = to_pci_dev(dev);
5322 struct net_device *netdev = pci_get_drvdata(pdev);
5323 struct e1000_adapter *adapter = netdev_priv(netdev);
5324
5325 if (!e1000e_pm_ready(adapter))
5326 return 0;
5327
5328 adapter->idle_check = !dev->power.runtime_auto;
5329 return __e1000_resume(pdev);
5330}
a0340162
RW		 5331#endif /* CONFIG_PM_RUNTIME */
5332#endif /* CONFIG_PM_OPS */
bc7f75fa
AK		 5333
5334static void e1000_shutdown(struct pci_dev *pdev)
5335{
4f9de721
RW		 5336 bool wake = false;
5337
23606cf5 5338 __e1000_shutdown(pdev, &wake, false);
4f9de721
RW		 5339
5340 if (system_state == SYSTEM_POWER_OFF)
5341 e1000_complete_shutdown(pdev, false, wake);
bc7f75fa
AK		 5342}
5343
5344#ifdef CONFIG_NET_POLL_CONTROLLER
5345/*
5346 * Polling 'interrupt' - used by things like netconsole to send skbs
5347 * without having to re-enable interrupts. It's not called while
5348 * the interrupt routine is executing.
5349 */
5350static void e1000_netpoll(struct net_device *netdev)
5351{
5352 struct e1000_adapter *adapter = netdev_priv(netdev);
5353
5354 disable_irq(adapter->pdev->irq);
5355 e1000_intr(adapter->pdev->irq, netdev);
5356
bc7f75fa
AK		 5357 enable_irq(adapter->pdev->irq);
5358}
5359#endif
5360
5361/**
5362 * e1000_io_error_detected - called when PCI error is detected
5363 * @pdev: Pointer to PCI device
5364 * @state: The current pci connection state
5365 *
5366 * This function is called after a PCI bus error affecting
5367 * this device has been detected.
5368 */
5369static pci_ers_result_t e1000_io_error_detected(struct pci_dev *pdev,
5370 pci_channel_state_t state)
5371{
5372 struct net_device *netdev = pci_get_drvdata(pdev);
5373 struct e1000_adapter *adapter = netdev_priv(netdev);
5374
5375 netif_device_detach(netdev);
5376
c93b5a76
MM		 5377 if (state == pci_channel_io_perm_failure)
5378 return PCI_ERS_RESULT_DISCONNECT;
5379
bc7f75fa
AK		 5380 if (netif_running(netdev))
5381 e1000e_down(adapter);
5382 pci_disable_device(pdev);
5383
5384 /* Request a slot slot reset. */
5385 return PCI_ERS_RESULT_NEED_RESET;
5386}
5387
5388/**
5389 * e1000_io_slot_reset - called after the pci bus has been reset.
5390 * @pdev: Pointer to PCI device
5391 *
5392 * Restart the card from scratch, as if from a cold-boot. Implementation
5393 * resembles the first-half of the e1000_resume routine.
5394 */
5395static pci_ers_result_t e1000_io_slot_reset(struct pci_dev *pdev)
5396{
5397 struct net_device *netdev = pci_get_drvdata(pdev);
5398 struct e1000_adapter *adapter = netdev_priv(netdev);
5399 struct e1000_hw *hw = &adapter->hw;
6e4f6f6b 5400 int err;
111b9dc5 5401 pci_ers_result_t result;
bc7f75fa 5402
6f461f6c
BA		 5403 if (adapter->flags2 & FLAG2_DISABLE_ASPM_L1)
5404 e1000e_disable_aspm(pdev, PCIE_LINK_STATE_L1);
f0f422e5 5405 err = pci_enable_device_mem(pdev);
6e4f6f6b 5406 if (err) {
bc7f75fa
AK		 5407 dev_err(&pdev->dev,
5408 "Cannot re-enable PCI device after reset.\n");
111b9dc5
JB		 5409 result = PCI_ERS_RESULT_DISCONNECT;
5410 } else {
5411 pci_set_master(pdev);
23606cf5 5412 pdev->state_saved = true;
111b9dc5 5413 pci_restore_state(pdev);
bc7f75fa 5414
111b9dc5
JB		 5415 pci_enable_wake(pdev, PCI_D3hot, 0);
5416 pci_enable_wake(pdev, PCI_D3cold, 0);
bc7f75fa 5417
111b9dc5
JB		 5418 e1000e_reset(adapter);
5419 ew32(WUS, ~0);
5420 result = PCI_ERS_RESULT_RECOVERED;
5421 }
bc7f75fa 5422
111b9dc5
JB		 5423 pci_cleanup_aer_uncorrect_error_status(pdev);
5424
5425 return result;
bc7f75fa
AK		 5426}
5427
5428/**
5429 * e1000_io_resume - called when traffic can start flowing again.
5430 * @pdev: Pointer to PCI device
5431 *
5432 * This callback is called when the error recovery driver tells us that
5433 * its OK to resume normal operation. Implementation resembles the
5434 * second-half of the e1000_resume routine.
5435 */
5436static void e1000_io_resume(struct pci_dev *pdev)
5437{
5438 struct net_device *netdev = pci_get_drvdata(pdev);
5439 struct e1000_adapter *adapter = netdev_priv(netdev);
5440
cd791618 5441 e1000_init_manageability_pt(adapter);
bc7f75fa
AK		 5442
5443 if (netif_running(netdev)) {
5444 if (e1000e_up(adapter)) {
5445 dev_err(&pdev->dev,
5446 "can't bring device back up after reset\n");
5447 return;
5448 }
5449 }
5450
5451 netif_device_attach(netdev);
5452
ad68076e
BA		 5453 /*
5454 * If the controller has AMT, do not set DRV_LOAD until the interface
bc7f75fa 5455 * is up. For all other cases, let the f/w know that the h/w is now
ad68076e
BA		 5456 * under the control of the driver.
5457 */
c43bc57e 5458 if (!(adapter->flags & FLAG_HAS_AMT))
bc7f75fa
AK		 5459 e1000_get_hw_control(adapter);
5460
5461}
5462
5463static void e1000_print_device_info(struct e1000_adapter *adapter)
5464{
5465 struct e1000_hw *hw = &adapter->hw;
5466 struct net_device *netdev = adapter->netdev;
69e3fd8c 5467 u32 pba_num;
bc7f75fa
AK		 5468
5469 /* print bus type/speed/width info */
7c510e4b 5470 e_info("(PCI Express:2.5GB/s:%s) %pM\n",
44defeb3
JK		 5471 /* bus width */
5472 ((hw->bus.width == e1000_bus_width_pcie_x4) ? "Width x4" :
5473 "Width x1"),
5474 /* MAC address */
7c510e4b 5475 netdev->dev_addr);
44defeb3
JK		 5476 e_info("Intel(R) PRO/%s Network Connection\n",
5477 (hw->phy.type == e1000_phy_ife) ? "10/100" : "1000");
69e3fd8c 5478 e1000e_read_pba_num(hw, &pba_num);
44defeb3
JK		 5479 e_info("MAC: %d, PHY: %d, PBA No: %06x-%03x\n",
5480 hw->mac.type, hw->phy.type, (pba_num >> 8), (pba_num & 0xff));
bc7f75fa
AK		 5481}
5482
10aa4c04
AK		 5483static void e1000_eeprom_checks(struct e1000_adapter *adapter)
5484{
5485 struct e1000_hw *hw = &adapter->hw;
5486 int ret_val;
5487 u16 buf = 0;
5488
5489 if (hw->mac.type != e1000_82573)
5490 return;
5491
5492 ret_val = e1000_read_nvm(hw, NVM_INIT_CONTROL2_REG, 1, &buf);
e243455d 5493 if (!ret_val && (!(le16_to_cpu(buf) & (1 << 0)))) {
10aa4c04 5494 /* Deep Smart Power Down (DSPD) */
6c2a9efa
FP		 5495 dev_warn(&adapter->pdev->dev,
5496 "Warning: detected DSPD enabled in EEPROM\n");
10aa4c04 5497 }
10aa4c04
AK		 5498}
5499
651c2466
SH		 5500static const struct net_device_ops e1000e_netdev_ops = {
5501 .ndo_open = e1000_open,
5502 .ndo_stop = e1000_close,
00829823 5503 .ndo_start_xmit = e1000_xmit_frame,
651c2466
SH		 5504 .ndo_get_stats = e1000_get_stats,
5505 .ndo_set_multicast_list = e1000_set_multi,
5506 .ndo_set_mac_address = e1000_set_mac,
5507 .ndo_change_mtu = e1000_change_mtu,
5508 .ndo_do_ioctl = e1000_ioctl,
5509 .ndo_tx_timeout = e1000_tx_timeout,
5510 .ndo_validate_addr = eth_validate_addr,
5511
5512 .ndo_vlan_rx_register = e1000_vlan_rx_register,
5513 .ndo_vlan_rx_add_vid = e1000_vlan_rx_add_vid,
5514 .ndo_vlan_rx_kill_vid = e1000_vlan_rx_kill_vid,
5515#ifdef CONFIG_NET_POLL_CONTROLLER
5516 .ndo_poll_controller = e1000_netpoll,
5517#endif
5518};
5519
bc7f75fa
AK		 5520/**
5521 * e1000_probe - Device Initialization Routine
5522 * @pdev: PCI device information struct
5523 * @ent: entry in e1000_pci_tbl
5524 *
5525 * Returns 0 on success, negative on failure
5526 *
5527 * e1000_probe initializes an adapter identified by a pci_dev structure.
5528 * The OS initialization, configuring of the adapter private structure,
5529 * and a hardware reset occur.
5530 **/
5531static int __devinit e1000_probe(struct pci_dev *pdev,
5532 const struct pci_device_id *ent)
5533{
5534 struct net_device *netdev;
5535 struct e1000_adapter *adapter;
5536 struct e1000_hw *hw;
5537 const struct e1000_info *ei = e1000_info_tbl[ent->driver_data];
f47e81fc
BB		 5538 resource_size_t mmio_start, mmio_len;
5539 resource_size_t flash_start, flash_len;
bc7f75fa
AK		 5540
5541 static int cards_found;
5542 int i, err, pci_using_dac;
5543 u16 eeprom_data = 0;
5544 u16 eeprom_apme_mask = E1000_EEPROM_APME;
5545
6f461f6c
BA		 5546 if (ei->flags2 & FLAG2_DISABLE_ASPM_L1)
5547 e1000e_disable_aspm(pdev, PCIE_LINK_STATE_L1);
6e4f6f6b 5548
f0f422e5 5549 err = pci_enable_device_mem(pdev);
bc7f75fa
AK		 5550 if (err)
5551 return err;
5552
5553 pci_using_dac = 0;
0be3f55f 5554 err = dma_set_mask(&pdev->dev, DMA_BIT_MASK(64));
bc7f75fa 5555 if (!err) {
0be3f55f 5556 err = dma_set_coherent_mask(&pdev->dev, DMA_BIT_MASK(64));
bc7f75fa
AK		 5557 if (!err)
5558 pci_using_dac = 1;
5559 } else {
0be3f55f 5560 err = dma_set_mask(&pdev->dev, DMA_BIT_MASK(32));
bc7f75fa 5561 if (err) {
0be3f55f
NN		 5562 err = dma_set_coherent_mask(&pdev->dev,
5563 DMA_BIT_MASK(32));
bc7f75fa
AK		 5564 if (err) {
5565 dev_err(&pdev->dev, "No usable DMA "
5566 "configuration, aborting\n");
5567 goto err_dma;
5568 }
5569 }
5570 }
5571
e8de1481 5572 err = pci_request_selected_regions_exclusive(pdev,
f0f422e5
BA		 5573 pci_select_bars(pdev, IORESOURCE_MEM),
5574 e1000e_driver_name);
bc7f75fa
AK		 5575 if (err)
5576 goto err_pci_reg;
5577
68eac460 5578 /* AER (Advanced Error Reporting) hooks */
19d5afd4 5579 pci_enable_pcie_error_reporting(pdev);
68eac460 5580
bc7f75fa 5581 pci_set_master(pdev);
438b365a
BA		 5582 /* PCI config space info */
5583 err = pci_save_state(pdev);
5584 if (err)
5585 goto err_alloc_etherdev;
bc7f75fa
AK		 5586
5587 err = -ENOMEM;
5588 netdev = alloc_etherdev(sizeof(struct e1000_adapter));
5589 if (!netdev)
5590 goto err_alloc_etherdev;
5591
bc7f75fa
AK		 5592 SET_NETDEV_DEV(netdev, &pdev->dev);
5593
f85e4dfa
TH		 5594 netdev->irq = pdev->irq;
5595
bc7f75fa
AK		 5596 pci_set_drvdata(pdev, netdev);
5597 adapter = netdev_priv(netdev);
5598 hw = &adapter->hw;
5599 adapter->netdev = netdev;
5600 adapter->pdev = pdev;
5601 adapter->ei = ei;
5602 adapter->pba = ei->pba;
5603 adapter->flags = ei->flags;
eb7c3adb 5604 adapter->flags2 = ei->flags2;
bc7f75fa
AK		 5605 adapter->hw.adapter = adapter;
5606 adapter->hw.mac.type = ei->mac;
2adc55c9 5607 adapter->max_hw_frame_size = ei->max_hw_frame_size;
bc7f75fa
AK		 5608 adapter->msg_enable = (1 << NETIF_MSG_DRV | NETIF_MSG_PROBE) - 1;
5609
5610 mmio_start = pci_resource_start(pdev, 0);
5611 mmio_len = pci_resource_len(pdev, 0);
5612
5613 err = -EIO;
5614 adapter->hw.hw_addr = ioremap(mmio_start, mmio_len);
5615 if (!adapter->hw.hw_addr)
5616 goto err_ioremap;
5617
5618 if ((adapter->flags & FLAG_HAS_FLASH) &&
5619 (pci_resource_flags(pdev, 1) & IORESOURCE_MEM)) {
5620 flash_start = pci_resource_start(pdev, 1);
5621 flash_len = pci_resource_len(pdev, 1);
5622 adapter->hw.flash_address = ioremap(flash_start, flash_len);
5623 if (!adapter->hw.flash_address)
5624 goto err_flashmap;
5625 }
5626
5627 /* construct the net_device struct */
651c2466 5628 netdev->netdev_ops = &e1000e_netdev_ops;
bc7f75fa 5629 e1000e_set_ethtool_ops(netdev);
bc7f75fa
AK		 5630 netdev->watchdog_timeo = 5 * HZ;
5631 netif_napi_add(netdev, &adapter->napi, e1000_clean, 64);
bc7f75fa
AK		 5632 strncpy(netdev->name, pci_name(pdev), sizeof(netdev->name) - 1);
5633
5634 netdev->mem_start = mmio_start;
5635 netdev->mem_end = mmio_start + mmio_len;
5636
5637 adapter->bd_number = cards_found++;
5638
4662e82b
BA		 5639 e1000e_check_options(adapter);
5640
bc7f75fa
AK		 5641 /* setup adapter struct */
5642 err = e1000_sw_init(adapter);
5643 if (err)
5644 goto err_sw_init;
5645
5646 err = -EIO;
5647
5648 memcpy(&hw->mac.ops, ei->mac_ops, sizeof(hw->mac.ops));
5649 memcpy(&hw->nvm.ops, ei->nvm_ops, sizeof(hw->nvm.ops));
5650 memcpy(&hw->phy.ops, ei->phy_ops, sizeof(hw->phy.ops));
5651
69e3fd8c 5652 err = ei->get_variants(adapter);
bc7f75fa
AK		 5653 if (err)
5654 goto err_hw_init;
5655
4a770358
BA		 5656 if ((adapter->flags & FLAG_IS_ICH) &&
5657 (adapter->flags & FLAG_READ_ONLY_NVM))
5658 e1000e_write_protect_nvm_ich8lan(&adapter->hw);
5659
bc7f75fa
AK		 5660 hw->mac.ops.get_bus_info(&adapter->hw);
5661
318a94d6 5662 adapter->hw.phy.autoneg_wait_to_complete = 0;
bc7f75fa
AK		 5663
5664 /* Copper options */
318a94d6 5665 if (adapter->hw.phy.media_type == e1000_media_type_copper) {
bc7f75fa
AK		 5666 adapter->hw.phy.mdix = AUTO_ALL_MODES;
5667 adapter->hw.phy.disable_polarity_correction = 0;
5668 adapter->hw.phy.ms_type = e1000_ms_hw_default;
5669 }
5670
5671 if (e1000_check_reset_block(&adapter->hw))
44defeb3 5672 e_info("PHY reset is blocked due to SOL/IDER session.\n");
bc7f75fa
AK		 5673
5674 netdev->features = NETIF_F_SG |
5675 NETIF_F_HW_CSUM |
5676 NETIF_F_HW_VLAN_TX |
5677 NETIF_F_HW_VLAN_RX;
5678
5679 if (adapter->flags & FLAG_HAS_HW_VLAN_FILTER)
5680 netdev->features |= NETIF_F_HW_VLAN_FILTER;
5681
5682 netdev->features |= NETIF_F_TSO;
5683 netdev->features |= NETIF_F_TSO6;
5684
a5136e23
JK		 5685 netdev->vlan_features |= NETIF_F_TSO;
5686 netdev->vlan_features |= NETIF_F_TSO6;
5687 netdev->vlan_features |= NETIF_F_HW_CSUM;
5688 netdev->vlan_features |= NETIF_F_SG;
5689
bc7f75fa
AK		 5690 if (pci_using_dac)
5691 netdev->features |= NETIF_F_HIGHDMA;
5692
bc7f75fa
AK		 5693 if (e1000e_enable_mng_pass_thru(&adapter->hw))
5694 adapter->flags |= FLAG_MNG_PT_ENABLED;
5695
ad68076e
BA		 5696 /*
5697 * before reading the NVM, reset the controller to
5698 * put the device in a known good starting state
5699 */
bc7f75fa
AK		 5700 adapter->hw.mac.ops.reset_hw(&adapter->hw);
5701
5702 /*
5703 * systems with ASPM and others may see the checksum fail on the first
5704 * attempt. Let's give it a few tries
5705 */
5706 for (i = 0;; i++) {
5707 if (e1000_validate_nvm_checksum(&adapter->hw) >= 0)
5708 break;
5709 if (i == 2) {
44defeb3 5710 e_err("The NVM Checksum Is Not Valid\n");
bc7f75fa
AK		 5711 err = -EIO;
5712 goto err_eeprom;
5713 }
5714 }
5715
10aa4c04
AK		 5716 e1000_eeprom_checks(adapter);
5717
608f8a0d 5718 /* copy the MAC address */
bc7f75fa 5719 if (e1000e_read_mac_addr(&adapter->hw))
44defeb3 5720 e_err("NVM Read Error while reading MAC address\n");
bc7f75fa
AK		 5721
5722 memcpy(netdev->dev_addr, adapter->hw.mac.addr, netdev->addr_len);
5723 memcpy(netdev->perm_addr, adapter->hw.mac.addr, netdev->addr_len);
5724
5725 if (!is_valid_ether_addr(netdev->perm_addr)) {
7c510e4b 5726 e_err("Invalid MAC Address: %pM\n", netdev->perm_addr);
bc7f75fa
AK		 5727 err = -EIO;
5728 goto err_eeprom;
5729 }
5730
5731 init_timer(&adapter->watchdog_timer);
5732 adapter->watchdog_timer.function = &e1000_watchdog;
5733 adapter->watchdog_timer.data = (unsigned long) adapter;
5734
5735 init_timer(&adapter->phy_info_timer);
5736 adapter->phy_info_timer.function = &e1000_update_phy_info;
5737 adapter->phy_info_timer.data = (unsigned long) adapter;
5738
5739 INIT_WORK(&adapter->reset_task, e1000_reset_task);
5740 INIT_WORK(&adapter->watchdog_task, e1000_watchdog_task);
a8f88ff5
JB		 5741 INIT_WORK(&adapter->downshift_task, e1000e_downshift_workaround);
5742 INIT_WORK(&adapter->update_phy_task, e1000e_update_phy_task);
41cec6f1 5743 INIT_WORK(&adapter->print_hang_task, e1000_print_hw_hang);
bc7f75fa 5744
bc7f75fa
AK		 5745 /* Initialize link parameters. User can change them with ethtool */
5746 adapter->hw.mac.autoneg = 1;
309af40b 5747 adapter->fc_autoneg = 1;
5c48ef3e
BA		 5748 adapter->hw.fc.requested_mode = e1000_fc_default;
5749 adapter->hw.fc.current_mode = e1000_fc_default;
bc7f75fa
AK		 5750 adapter->hw.phy.autoneg_advertised = 0x2f;
5751
5752 /* ring size defaults */
5753 adapter->rx_ring->count = 256;
5754 adapter->tx_ring->count = 256;
5755
5756 /*
5757 * Initial Wake on LAN setting - If APM wake is enabled in
5758 * the EEPROM, enable the ACPI Magic Packet filter
5759 */
5760 if (adapter->flags & FLAG_APME_IN_WUC) {
5761 /* APME bit in EEPROM is mapped to WUC.APME */
5762 eeprom_data = er32(WUC);
5763 eeprom_apme_mask = E1000_WUC_APME;
a4f58f54
BA		 5764 if (eeprom_data & E1000_WUC_PHY_WAKE)
5765 adapter->flags2 |= FLAG2_HAS_PHY_WAKEUP;
bc7f75fa
AK		 5766 } else if (adapter->flags & FLAG_APME_IN_CTRL3) {
5767 if (adapter->flags & FLAG_APME_CHECK_PORT_B &&
5768 (adapter->hw.bus.func == 1))
5769 e1000_read_nvm(&adapter->hw,
5770 NVM_INIT_CONTROL3_PORT_B, 1, &eeprom_data);
5771 else
5772 e1000_read_nvm(&adapter->hw,
5773 NVM_INIT_CONTROL3_PORT_A, 1, &eeprom_data);
5774 }
5775
5776 /* fetch WoL from EEPROM */
5777 if (eeprom_data & eeprom_apme_mask)
5778 adapter->eeprom_wol |= E1000_WUFC_MAG;
5779
5780 /*
5781 * now that we have the eeprom settings, apply the special cases
5782 * where the eeprom may be wrong or the board simply won't support
5783 * wake on lan on a particular port
5784 */
5785 if (!(adapter->flags & FLAG_HAS_WOL))
5786 adapter->eeprom_wol = 0;
5787
5788 /* initialize the wol settings based on the eeprom settings */
5789 adapter->wol = adapter->eeprom_wol;
6ff68026 5790 device_set_wakeup_enable(&adapter->pdev->dev, adapter->wol);
bc7f75fa 5791
84527590
BA		 5792 /* save off EEPROM version number */
5793 e1000_read_nvm(&adapter->hw, 5, 1, &adapter->eeprom_vers);
5794
bc7f75fa
AK		 5795 /* reset the hardware with the new settings */
5796 e1000e_reset(adapter);
5797
ad68076e
BA		 5798 /*
5799 * If the controller has AMT, do not set DRV_LOAD until the interface
bc7f75fa 5800 * is up. For all other cases, let the f/w know that the h/w is now
ad68076e
BA		 5801 * under the control of the driver.
5802 */
c43bc57e 5803 if (!(adapter->flags & FLAG_HAS_AMT))
bc7f75fa
AK		 5804 e1000_get_hw_control(adapter);
5805
bc7f75fa
AK		 5806 strcpy(netdev->name, "eth%d");
5807 err = register_netdev(netdev);
5808 if (err)
5809 goto err_register;
5810
9c563d20
JB		 5811 /* carrier off reporting is important to ethtool even BEFORE open */
5812 netif_carrier_off(netdev);
5813
bc7f75fa
AK		 5814 e1000_print_device_info(adapter);
5815
23606cf5
RW		 5816 if (pci_dev_run_wake(pdev)) {
5817 pm_runtime_set_active(&pdev->dev);
5818 pm_runtime_enable(&pdev->dev);
5819 }
5820 pm_schedule_suspend(&pdev->dev, MSEC_PER_SEC);
5821
bc7f75fa
AK		 5822 return 0;
5823
5824err_register:
c43bc57e
JB		 5825 if (!(adapter->flags & FLAG_HAS_AMT))
5826 e1000_release_hw_control(adapter);
bc7f75fa
AK		 5827err_eeprom:
5828 if (!e1000_check_reset_block(&adapter->hw))
5829 e1000_phy_hw_reset(&adapter->hw);
c43bc57e 5830err_hw_init:
bc7f75fa 5831
bc7f75fa
AK		 5832 kfree(adapter->tx_ring);
5833 kfree(adapter->rx_ring);
5834err_sw_init:
c43bc57e
JB		 5835 if (adapter->hw.flash_address)
5836 iounmap(adapter->hw.flash_address);
e82f54ba 5837 e1000e_reset_interrupt_capability(adapter);
c43bc57e 5838err_flashmap:
bc7f75fa
AK		 5839 iounmap(adapter->hw.hw_addr);
5840err_ioremap:
5841 free_netdev(netdev);
5842err_alloc_etherdev:
f0f422e5
BA		 5843 pci_release_selected_regions(pdev,
5844 pci_select_bars(pdev, IORESOURCE_MEM));
bc7f75fa
AK		 5845err_pci_reg:
5846err_dma:
5847 pci_disable_device(pdev);
5848 return err;
5849}
5850
5851/**
5852 * e1000_remove - Device Removal Routine
5853 * @pdev: PCI device information struct
5854 *
5855 * e1000_remove is called by the PCI subsystem to alert the driver
5856 * that it should release a PCI device. The could be caused by a
5857 * Hot-Plug event, or because the driver is going to be removed from
5858 * memory.
5859 **/
5860static void __devexit e1000_remove(struct pci_dev *pdev)
5861{
5862 struct net_device *netdev = pci_get_drvdata(pdev);
5863 struct e1000_adapter *adapter = netdev_priv(netdev);
23606cf5
RW		 5864 bool down = test_bit(__E1000_DOWN, &adapter->state);
5865
5866 pm_runtime_get_sync(&pdev->dev);
bc7f75fa 5867
ad68076e
BA		 5868 /*
5869 * flush_scheduled work may reschedule our watchdog task, so
5870 * explicitly disable watchdog tasks from being rescheduled
5871 */
23606cf5
RW		 5872 if (!down)
5873 set_bit(__E1000_DOWN, &adapter->state);
bc7f75fa
AK		 5874 del_timer_sync(&adapter->watchdog_timer);
5875 del_timer_sync(&adapter->phy_info_timer);
5876
41cec6f1
BA		 5877 cancel_work_sync(&adapter->reset_task);
5878 cancel_work_sync(&adapter->watchdog_task);
5879 cancel_work_sync(&adapter->downshift_task);
5880 cancel_work_sync(&adapter->update_phy_task);
5881 cancel_work_sync(&adapter->print_hang_task);
bc7f75fa
AK		 5882 flush_scheduled_work();
5883
17f208de
BA		 5884 if (!(netdev->flags & IFF_UP))
5885 e1000_power_down_phy(adapter);
5886
23606cf5
RW		 5887 /* Don't lie to e1000_close() down the road. */
5888 if (!down)
5889 clear_bit(__E1000_DOWN, &adapter->state);
17f208de
BA		 5890 unregister_netdev(netdev);
5891
23606cf5
RW		 5892 if (pci_dev_run_wake(pdev)) {
5893 pm_runtime_disable(&pdev->dev);
5894 pm_runtime_set_suspended(&pdev->dev);
5895 }
5896 pm_runtime_put_noidle(&pdev->dev);
5897
ad68076e
BA		 5898 /*
5899 * Release control of h/w to f/w. If f/w is AMT enabled, this
5900 * would have already happened in close and is redundant.
5901 */
bc7f75fa
AK		 5902 e1000_release_hw_control(adapter);
5903
4662e82b 5904 e1000e_reset_interrupt_capability(adapter);
bc7f75fa
AK		 5905 kfree(adapter->tx_ring);
5906 kfree(adapter->rx_ring);
5907
5908 iounmap(adapter->hw.hw_addr);
5909 if (adapter->hw.flash_address)
5910 iounmap(adapter->hw.flash_address);
f0f422e5
BA		 5911 pci_release_selected_regions(pdev,
5912 pci_select_bars(pdev, IORESOURCE_MEM));
bc7f75fa
AK		 5913
5914 free_netdev(netdev);
5915
111b9dc5 5916 /* AER disable */
19d5afd4 5917 pci_disable_pcie_error_reporting(pdev);
111b9dc5 5918
bc7f75fa
AK		 5919 pci_disable_device(pdev);
5920}
5921
5922/* PCI Error Recovery (ERS) */
5923static struct pci_error_handlers e1000_err_handler = {
5924 .error_detected = e1000_io_error_detected,
5925 .slot_reset = e1000_io_slot_reset,
5926 .resume = e1000_io_resume,
5927};
5928
a3aa1884 5929static DEFINE_PCI_DEVICE_TABLE(e1000_pci_tbl) = {
bc7f75fa
AK		 5930 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_COPPER), board_82571 },
5931 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_FIBER), board_82571 },
5932 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_QUAD_COPPER), board_82571 },
5933 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_QUAD_COPPER_LP), board_82571 },
5934 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_QUAD_FIBER), board_82571 },
5935 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_SERDES), board_82571 },
040babf9
AK		 5936 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_SERDES_DUAL), board_82571 },
5937 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571EB_SERDES_QUAD), board_82571 },
5938 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82571PT_QUAD_COPPER), board_82571 },
ad68076e 5939
bc7f75fa
AK		 5940 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82572EI), board_82572 },
5941 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82572EI_COPPER), board_82572 },
5942 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82572EI_FIBER), board_82572 },
5943 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82572EI_SERDES), board_82572 },
ad68076e 5944
bc7f75fa
AK		 5945 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82573E), board_82573 },
5946 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82573E_IAMT), board_82573 },
5947 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82573L), board_82573 },
ad68076e 5948
4662e82b 5949 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82574L), board_82574 },
bef28b11 5950 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82574LA), board_82574 },
8c81c9c3 5951 { PCI_VDEVICE(INTEL, E1000_DEV_ID_82583V), board_82583 },
4662e82b 5952
bc7f75fa
AK		 5953 { PCI_VDEVICE(INTEL, E1000_DEV_ID_80003ES2LAN_COPPER_DPT),
5954 board_80003es2lan },
5955 { PCI_VDEVICE(INTEL, E1000_DEV_ID_80003ES2LAN_COPPER_SPT),
5956 board_80003es2lan },
5957 { PCI_VDEVICE(INTEL, E1000_DEV_ID_80003ES2LAN_SERDES_DPT),
5958 board_80003es2lan },
5959 { PCI_VDEVICE(INTEL, E1000_DEV_ID_80003ES2LAN_SERDES_SPT),
5960 board_80003es2lan },
ad68076e 5961
bc7f75fa
AK		 5962 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_IFE), board_ich8lan },
5963 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_IFE_G), board_ich8lan },
5964 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_IFE_GT), board_ich8lan },
5965 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_IGP_AMT), board_ich8lan },
5966 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_IGP_C), board_ich8lan },
5967 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_IGP_M), board_ich8lan },
5968 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_IGP_M_AMT), board_ich8lan },
9e135a2e 5969 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH8_82567V_3), board_ich8lan },
ad68076e 5970
bc7f75fa
AK		 5971 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IFE), board_ich9lan },
5972 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IFE_G), board_ich9lan },
5973 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IFE_GT), board_ich9lan },
5974 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IGP_AMT), board_ich9lan },
5975 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IGP_C), board_ich9lan },
2f15f9d6 5976 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_BM), board_ich9lan },
97ac8cae
BA		 5977 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IGP_M), board_ich9lan },
5978 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IGP_M_AMT), board_ich9lan },
5979 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH9_IGP_M_V), board_ich9lan },
5980
5981 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH10_R_BM_LM), board_ich9lan },
5982 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH10_R_BM_LF), board_ich9lan },
5983 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH10_R_BM_V), board_ich9lan },
bc7f75fa 5984
f4187b56
BA		 5985 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH10_D_BM_LM), board_ich10lan },
5986 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH10_D_BM_LF), board_ich10lan },
10df0b91 5987 { PCI_VDEVICE(INTEL, E1000_DEV_ID_ICH10_D_BM_V), board_ich10lan },
f4187b56 5988
a4f58f54
BA		 5989 { PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_M_HV_LM), board_pchlan },
5990 { PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_M_HV_LC), board_pchlan },
5991 { PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_D_HV_DM), board_pchlan },
5992 { PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH_D_HV_DC), board_pchlan },
5993
d3738bb8
BA		 5994 { PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH2_LV_LM), board_pch2lan },
5995 { PCI_VDEVICE(INTEL, E1000_DEV_ID_PCH2_LV_V), board_pch2lan },
5996
bc7f75fa
AK		 5997 { } /* terminate list */
5998};
5999MODULE_DEVICE_TABLE(pci, e1000_pci_tbl);
6000
a0340162 6001#ifdef CONFIG_PM_OPS
23606cf5 6002static const struct dev_pm_ops e1000_pm_ops = {
a0340162
RW		 6003 SET_SYSTEM_SLEEP_PM_OPS(e1000_suspend, e1000_resume)
6004 SET_RUNTIME_PM_OPS(e1000_runtime_suspend,
6005 e1000_runtime_resume, e1000_idle)
23606cf5 6006};
e50208a0 6007#endif
23606cf5 6008
bc7f75fa
AK		 6009/* PCI Device API Driver */
6010static struct pci_driver e1000_driver = {
6011 .name = e1000e_driver_name,
6012 .id_table = e1000_pci_tbl,
6013 .probe = e1000_probe,
6014 .remove = __devexit_p(e1000_remove),
a0340162 6015#ifdef CONFIG_PM_OPS
23606cf5 6016 .driver.pm = &e1000_pm_ops,
bc7f75fa
AK		 6017#endif
6018 .shutdown = e1000_shutdown,
6019 .err_handler = &e1000_err_handler
6020};
6021
6022/**
6023 * e1000_init_module - Driver Registration Routine
6024 *
6025 * e1000_init_module is the first routine called when the driver is
6026 * loaded. All it does is register with the PCI subsystem.
6027 **/
6028static int __init e1000_init_module(void)
6029{
6030 int ret;
8544b9f7
BA		 6031 pr_info("Intel(R) PRO/1000 Network Driver - %s\n",
6032 e1000e_driver_version);
451152d9 6033 pr_info("Copyright (c) 1999 - 2010 Intel Corporation.\n");
bc7f75fa 6034 ret = pci_register_driver(&e1000_driver);
53ec5498 6035
bc7f75fa
AK		 6036 return ret;
6037}
6038module_init(e1000_init_module);
6039
6040/**
6041 * e1000_exit_module - Driver Exit Cleanup Routine
6042 *
6043 * e1000_exit_module is called just before the driver is removed
6044 * from memory.
6045 **/
6046static void __exit e1000_exit_module(void)
6047{
6048 pci_unregister_driver(&e1000_driver);
6049}
6050module_exit(e1000_exit_module);
6051
6052
6053MODULE_AUTHOR("Intel Corporation, <linux.nics@intel.com>");
6054MODULE_DESCRIPTION("Intel(R) PRO/1000 Network Driver");
6055MODULE_LICENSE("GPL");
6056MODULE_VERSION(DRV_VERSION);
6057
6058/* e1000_main.c */
Clone of davem's net-next-2.6 tree