]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/mtd/onenand/Kconfig
Merge branch 'master' of git://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux...
[net-next-2.6.git] / drivers / mtd / onenand / Kconfig
CommitLineData
ec98c681 1menuconfig MTD_ONENAND
cd5f6346
KP
2 tristate "OneNAND Device Support"
3 depends on MTD
0acfe530 4 select MTD_PARTITIONS
cd5f6346
KP
5 help
6 This enables support for accessing all type of OneNAND flash
7 devices. For further information see
c19df27e 8 <http://www.samsung.com/Products/Semiconductor/OneNAND/index.htm>
cd5f6346 9
ec98c681
JE
10if MTD_ONENAND
11
cd5f6346
KP
12config MTD_ONENAND_VERIFY_WRITE
13 bool "Verify OneNAND page writes"
cd5f6346
KP
14 help
15 This adds an extra check when data is written to the flash. The
16 OneNAND flash device internally checks only bits transitioning
17 from 1 to 0. There is a rare possibility that even though the
18 device thinks the write was successful, a bit could have been
09509603 19 flipped accidentally due to device wear or something else.
cd5f6346 20
68ee4b1c 21config MTD_ONENAND_GENERIC
46d0d0fb 22 tristate "OneNAND Flash device via platform device driver"
68ee4b1c 23 help
46d0d0fb 24 Support for OneNAND flash via platform device driver.
68ee4b1c 25
36cd4fb5
AH
26config MTD_ONENAND_OMAP2
27 tristate "OneNAND on OMAP2/OMAP3 support"
8c1a1158 28 depends on ARCH_OMAP2 || ARCH_OMAP3
36cd4fb5
AH
29 help
30 Support for a OneNAND flash device connected to an OMAP2/OMAP3 CPU
31 via the GPMC memory controller.
32
46f3e88b
KP
33config MTD_ONENAND_SAMSUNG
34 tristate "OneNAND on Samsung SOC controller support"
861fae18 35 depends on ARCH_S3C64XX || ARCH_S5PC100 || ARCH_S5PV210 || ARCH_S5PV310
46f3e88b 36 help
861fae18
KP
37 Support for a OneNAND flash device connected to an Samsung SOC.
38 S3C64XX/S5PC100 use command mapping method.
39 S5PC110/S5PC210 use generic OneNAND method.
46f3e88b 40
493c6460
KP
41config MTD_ONENAND_OTP
42 bool "OneNAND OTP Support"
34a82443 43 select HAVE_MTD_OTP
493c6460
KP
44 help
45 One Block of the NAND Flash Array memory is reserved as
46 a One-Time Programmable Block memory area.
47 Also, 1st Block of NAND Flash Array can be used as OTP.
48
49 The OTP block can be read, programmed and locked using the same
50 operations as any other NAND Flash Array memory block.
51 OTP block cannot be erased.
52
53 OTP block is fully-guaranteed to be a valid block.
54
ee9745fc
KP
55config MTD_ONENAND_2X_PROGRAM
56 bool "OneNAND 2X program support"
57 help
58 The 2X Program is an extension of Program Operation.
59 Since the device is equipped with two DataRAMs, and two-plane NAND
60 Flash memory array, these two component enables simultaneous program
61 of 4KiB. Plane1 has only even blocks such as block0, block2, block4
62 while Plane2 has only odd blocks such as block1, block3, block5.
63 So MTD regards it as 4KiB page size and 256KiB block size
64
65 Now the following chips support it. (KFXXX16Q2M)
66 Demux: KFG2G16Q2M, KFH4G16Q2M, KFW8G16Q2M,
67 Mux: KFM2G16Q2M, KFN4G16Q2M,
68
69 And more recent chips
70
8dab169b
KP
71config MTD_ONENAND_SIM
72 tristate "OneNAND simulator support"
8dab169b
KP
73 help
74 The simulator may simulate various OneNAND flash chips for the
75 OneNAND MTD layer.
76
ec98c681 77endif # MTD_ONENAND