]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/gpu/drm/i915/intel_drv.h
Merge branch 'fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/djbw/async_tx
[net-next-2.6.git] / drivers / gpu / drm / i915 / intel_drv.h
CommitLineData
79e53945
JB
1/*
2 * Copyright (c) 2006 Dave Airlie <airlied@linux.ie>
3 * Copyright (c) 2007-2008 Intel Corporation
4 * Jesse Barnes <jesse.barnes@intel.com>
5 *
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
10 * and/or sell copies of the Software, and to permit persons to whom the
11 * Software is furnished to do so, subject to the following conditions:
12 *
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
15 * Software.
16 *
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
20 * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
22 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
23 * IN THE SOFTWARE.
24 */
25#ifndef __INTEL_DRV_H__
26#define __INTEL_DRV_H__
27
28#include <linux/i2c.h>
29#include <linux/i2c-id.h>
30#include <linux/i2c-algo-bit.h>
80824003 31#include "i915_drv.h"
79e53945
JB
32#include "drm_crtc.h"
33
34#include "drm_crtc_helper.h"
913d8d11
CW
35
36#define wait_for(COND, MS, W) ({ \
37 unsigned long timeout__ = jiffies + msecs_to_jiffies(MS); \
38 int ret__ = 0; \
39 while (! (COND)) { \
40 if (time_after(jiffies, timeout__)) { \
41 ret__ = -ETIMEDOUT; \
42 break; \
43 } \
44 if (W) msleep(W); \
45 } \
46 ret__; \
47})
48
79e53945
JB
49/*
50 * Display related stuff
51 */
52
53/* store information about an Ixxx DVO */
54/* The i830->i865 use multiple DVOs with multiple i2cs */
55/* the i915, i945 have a single sDVO i2c bus - which is different */
56#define MAX_OUTPUTS 6
57/* maximum connectors per crtcs in the mode set */
58#define INTELFB_CONN_LIMIT 4
59
60#define INTEL_I2C_BUS_DVO 1
61#define INTEL_I2C_BUS_SDVO 2
62
63/* these are outputs from the chip - integrated only
64 external chips are via DVO or SDVO output */
65#define INTEL_OUTPUT_UNUSED 0
66#define INTEL_OUTPUT_ANALOG 1
67#define INTEL_OUTPUT_DVO 2
68#define INTEL_OUTPUT_SDVO 3
69#define INTEL_OUTPUT_LVDS 4
70#define INTEL_OUTPUT_TVOUT 5
7d57382e 71#define INTEL_OUTPUT_HDMI 6
a4fc5ed6 72#define INTEL_OUTPUT_DISPLAYPORT 7
32f9d658 73#define INTEL_OUTPUT_EDP 8
79e53945 74
f8aed700
ML
75/* Intel Pipe Clone Bit */
76#define INTEL_HDMIB_CLONE_BIT 1
77#define INTEL_HDMIC_CLONE_BIT 2
78#define INTEL_HDMID_CLONE_BIT 3
79#define INTEL_HDMIE_CLONE_BIT 4
80#define INTEL_HDMIF_CLONE_BIT 5
81#define INTEL_SDVO_NON_TV_CLONE_BIT 6
82#define INTEL_SDVO_TV_CLONE_BIT 7
83#define INTEL_SDVO_LVDS_CLONE_BIT 8
84#define INTEL_ANALOG_CLONE_BIT 9
85#define INTEL_TV_CLONE_BIT 10
86#define INTEL_DP_B_CLONE_BIT 11
87#define INTEL_DP_C_CLONE_BIT 12
88#define INTEL_DP_D_CLONE_BIT 13
89#define INTEL_LVDS_CLONE_BIT 14
90#define INTEL_DVO_TMDS_CLONE_BIT 15
91#define INTEL_DVO_LVDS_CLONE_BIT 16
7c8460db 92#define INTEL_EDP_CLONE_BIT 17
f8aed700 93
79e53945
JB
94#define INTEL_DVO_CHIP_NONE 0
95#define INTEL_DVO_CHIP_LVDS 1
96#define INTEL_DVO_CHIP_TMDS 2
97#define INTEL_DVO_CHIP_TVOUT 4
98
99struct intel_i2c_chan {
100 struct drm_device *drm_dev; /* for getting at dev. private (mmio etc.) */
101 u32 reg; /* GPIO reg */
102 struct i2c_adapter adapter;
103 struct i2c_algo_bit_data algo;
79e53945
JB
104};
105
106struct intel_framebuffer {
107 struct drm_framebuffer base;
108 struct drm_gem_object *obj;
109};
110
111
21d40d37 112struct intel_encoder {
79e53945
JB
113 struct drm_encoder enc;
114 int type;
f9c10a9b
KP
115 struct i2c_adapter *i2c_bus;
116 struct i2c_adapter *ddc_bus;
79e53945 117 bool load_detect_temp;
e2f0ba97 118 bool needs_tv_clock;
21d40d37 119 void (*hot_plug)(struct intel_encoder *);
f8aed700
ML
120 int crtc_mask;
121 int clone_mask;
79e53945
JB
122};
123
5daa55eb
ZW
124struct intel_connector {
125 struct drm_connector base;
5daa55eb
ZW
126};
127
02e792fb
DV
128struct intel_crtc;
129struct intel_overlay {
130 struct drm_device *dev;
131 struct intel_crtc *crtc;
132 struct drm_i915_gem_object *vid_bo;
133 struct drm_i915_gem_object *old_vid_bo;
134 int active;
135 int pfit_active;
136 u32 pfit_vscale_ratio; /* shifted-point number, (1<<12) == 1.0 */
137 u32 color_key;
138 u32 brightness, contrast, saturation;
139 u32 old_xscale, old_yscale;
140 /* register access */
141 u32 flip_addr;
142 struct drm_i915_gem_object *reg_bo;
143 void *virt_addr;
5a5a0c64 144 /* flip handling */
5a5a0c64 145 uint32_t last_flip_req;
03f77ea5
DV
146 int hw_wedged;
147#define HW_WEDGED 1
148#define NEEDS_WAIT_FOR_FLIP 2
149#define RELEASE_OLD_VID 3
150#define SWITCH_OFF_STAGE_1 4
151#define SWITCH_OFF_STAGE_2 5
02e792fb
DV
152};
153
79e53945
JB
154struct intel_crtc {
155 struct drm_crtc base;
80824003
JB
156 enum pipe pipe;
157 enum plane plane;
79e53945
JB
158 u8 lut_r[256], lut_g[256], lut_b[256];
159 int dpms_mode;
652c393a
JB
160 bool busy; /* is scanout buffer being updated frequently? */
161 struct timer_list idle_timer;
162 bool lowfreq_avail;
02e792fb 163 struct intel_overlay *overlay;
6b95a207 164 struct intel_unpin_work *unpin_work;
77ffb597 165 int fdi_lanes;
cda4b7d3
CW
166
167 struct drm_gem_object *cursor_bo;
168 uint32_t cursor_addr;
169 int16_t cursor_x, cursor_y;
170 int16_t cursor_width, cursor_height;
560b85bb 171 bool cursor_visible, cursor_on;
79e53945
JB
172};
173
174#define to_intel_crtc(x) container_of(x, struct intel_crtc, base)
5daa55eb 175#define to_intel_connector(x) container_of(x, struct intel_connector, base)
21d40d37 176#define enc_to_intel_encoder(x) container_of(x, struct intel_encoder, enc)
79e53945
JB
177#define to_intel_framebuffer(x) container_of(x, struct intel_framebuffer, base)
178
4e5359cd
SF
179struct intel_unpin_work {
180 struct work_struct work;
181 struct drm_device *dev;
182 struct drm_gem_object *old_fb_obj;
183 struct drm_gem_object *pending_flip_obj;
184 struct drm_pending_vblank_event *event;
185 int pending;
186 bool enable_stall_check;
187};
188
f9c10a9b
KP
189struct i2c_adapter *intel_i2c_create(struct drm_device *dev, const u32 reg,
190 const char *name);
191void intel_i2c_destroy(struct i2c_adapter *adapter);
335af9a2 192int intel_ddc_get_modes(struct drm_connector *c, struct i2c_adapter *adapter);
21d40d37 193extern bool intel_ddc_probe(struct intel_encoder *intel_encoder);
0ba0e9e1 194void intel_i2c_quirk_set(struct drm_device *dev, bool enable);
f0217c42
EA
195void intel_i2c_reset_gmbus(struct drm_device *dev);
196
79e53945 197extern void intel_crt_init(struct drm_device *dev);
7d57382e
EA
198extern void intel_hdmi_init(struct drm_device *dev, int sdvox_reg);
199extern bool intel_sdvo_init(struct drm_device *dev, int output_device);
79e53945
JB
200extern void intel_dvo_init(struct drm_device *dev);
201extern void intel_tv_init(struct drm_device *dev);
652c393a 202extern void intel_mark_busy(struct drm_device *dev, struct drm_gem_object *obj);
79e53945 203extern void intel_lvds_init(struct drm_device *dev);
a4fc5ed6
KP
204extern void intel_dp_init(struct drm_device *dev, int dp_reg);
205void
206intel_dp_set_m_n(struct drm_crtc *crtc, struct drm_display_mode *mode,
207 struct drm_display_mode *adjusted_mode);
36e83a18 208extern bool intel_pch_has_edp(struct drm_crtc *crtc);
cb0953d7 209extern bool intel_dpd_is_edp(struct drm_device *dev);
21d40d37 210extern void intel_edp_link_config (struct intel_encoder *, int *, int *);
32f9d658 211
79e53945 212
1d8e1c75
CW
213extern void intel_fixed_panel_mode(struct drm_display_mode *fixed_mode,
214 struct drm_display_mode *adjusted_mode);
215extern void intel_pch_panel_fitting(struct drm_device *dev,
216 int fitting_mode,
217 struct drm_display_mode *mode,
218 struct drm_display_mode *adjusted_mode);
219
02e792fb 220extern int intel_panel_fitter_pipe (struct drm_device *dev);
79e53945
JB
221extern void intel_crtc_load_lut(struct drm_crtc *crtc);
222extern void intel_encoder_prepare (struct drm_encoder *encoder);
223extern void intel_encoder_commit (struct drm_encoder *encoder);
ea5b213a 224extern void intel_encoder_destroy(struct drm_encoder *encoder);
79e53945 225
f1c79df3 226extern struct drm_encoder *intel_attached_encoder(struct drm_connector *connector);
79e53945
JB
227
228extern struct drm_display_mode *intel_crtc_mode_get(struct drm_device *dev,
229 struct drm_crtc *crtc);
08d7b3d1
CW
230int intel_get_pipe_from_crtc_id(struct drm_device *dev, void *data,
231 struct drm_file *file_priv);
9d0498a2 232extern void intel_wait_for_vblank(struct drm_device *dev, int pipe);
79e53945 233extern struct drm_crtc *intel_get_crtc_from_pipe(struct drm_device *dev, int pipe);
21d40d37 234extern struct drm_crtc *intel_get_load_detect_pipe(struct intel_encoder *intel_encoder,
c1c43977 235 struct drm_connector *connector,
79e53945
JB
236 struct drm_display_mode *mode,
237 int *dpms_mode);
21d40d37 238extern void intel_release_load_detect_pipe(struct intel_encoder *intel_encoder,
c1c43977 239 struct drm_connector *connector,
79e53945
JB
240 int dpms_mode);
241
242extern struct drm_connector* intel_sdvo_find(struct drm_device *dev, int sdvoB);
243extern int intel_sdvo_supports_hotplug(struct drm_connector *connector);
244extern void intel_sdvo_set_hotplug(struct drm_connector *connector, int enable);
79e53945
JB
245extern void intelfb_restore(void);
246extern void intel_crtc_fb_gamma_set(struct drm_crtc *crtc, u16 red, u16 green,
247 u16 blue, int regno);
b8c00ac5
DA
248extern void intel_crtc_fb_gamma_get(struct drm_crtc *crtc, u16 *red, u16 *green,
249 u16 *blue, int regno);
7e8b60fa 250extern void intel_init_clock_gating(struct drm_device *dev);
f97108d1
JB
251extern void ironlake_enable_drps(struct drm_device *dev);
252extern void ironlake_disable_drps(struct drm_device *dev);
79e53945 253
127bd2ac
CW
254extern int intel_pin_and_fence_fb_obj(struct drm_device *dev,
255 struct drm_gem_object *obj);
256
38651674
DA
257extern int intel_framebuffer_init(struct drm_device *dev,
258 struct intel_framebuffer *ifb,
259 struct drm_mode_fb_cmd *mode_cmd,
260 struct drm_gem_object *obj);
261extern int intel_fbdev_init(struct drm_device *dev);
262extern void intel_fbdev_fini(struct drm_device *dev);
28d52043 263
6b95a207
KH
264extern void intel_prepare_page_flip(struct drm_device *dev, int plane);
265extern void intel_finish_page_flip(struct drm_device *dev, int pipe);
1afe3e9d 266extern void intel_finish_page_flip_plane(struct drm_device *dev, int plane);
6b95a207 267
02e792fb
DV
268extern void intel_setup_overlay(struct drm_device *dev);
269extern void intel_cleanup_overlay(struct drm_device *dev);
270extern int intel_overlay_switch_off(struct intel_overlay *overlay);
03f77ea5
DV
271extern int intel_overlay_recover_from_interrupt(struct intel_overlay *overlay,
272 int interruptible);
02e792fb
DV
273extern int intel_overlay_put_image(struct drm_device *dev, void *data,
274 struct drm_file *file_priv);
275extern int intel_overlay_attrs(struct drm_device *dev, void *data,
276 struct drm_file *file_priv);
4abe3520 277
eb1f8e4f 278extern void intel_fb_output_poll_changed(struct drm_device *dev);
79e53945 279#endif /* __INTEL_DRV_H__ */