]> bbs.cooldavid.org Git - net-next-2.6.git/blame - drivers/gpu/drm/i915/i915_dma.c
git://bbs.cooldavid.org / net-next-2.6.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
Merge branch 'perf-fixes-for-linus' of git://git.kernel.org/pub/scm/linux/kernel...
[net-next-2.6.git] / drivers / gpu / drm / i915 / i915_dma.c
CommitLineData
1da177e4
LT		 1/* i915_dma.c -- DMA support for the I915 -*- linux-c -*-
2 */
0d6aa60b 3/*
1da177e4
LT		 4 * Copyright 2003 Tungsten Graphics, Inc., Cedar Park, Texas.
5 * All Rights Reserved.
bc54fd1a
DA		 6 *
7 * Permission is hereby granted, free of charge, to any person obtaining a
8 * copy of this software and associated documentation files (the
9 * "Software"), to deal in the Software without restriction, including
10 * without limitation the rights to use, copy, modify, merge, publish,
11 * distribute, sub license, and/or sell copies of the Software, and to
12 * permit persons to whom the Software is furnished to do so, subject to
13 * the following conditions:
14 *
15 * The above copyright notice and this permission notice (including the
16 * next paragraph) shall be included in all copies or substantial portions
17 * of the Software.
18 *
19 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
20 * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
21 * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT.
22 * IN NO EVENT SHALL TUNGSTEN GRAPHICS AND/OR ITS SUPPLIERS BE LIABLE FOR
23 * ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT,
24 * TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE
25 * SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
26 *
0d6aa60b 27 */
1da177e4
LT		 28
29#include "drmP.h"
30#include "drm.h"
79e53945 31#include "drm_crtc_helper.h"
785b93ef 32#include "drm_fb_helper.h"
79e53945 33#include "intel_drv.h"
1da177e4
LT		 34#include "i915_drm.h"
35#include "i915_drv.h"
1c5d22f7 36#include "i915_trace.h"
28d52043 37#include <linux/vgaarb.h>
c4804411
ZW		 38#include <linux/acpi.h>
39#include <linux/pnp.h>
6a9ee8af 40#include <linux/vga_switcheroo.h>
5a0e3ad6 41#include <linux/slab.h>
1da177e4 42
398c9cb2
KP		 43/**
44 * Sets up the hardware status page for devices that need a physical address
45 * in the register.
46 */
3043c60c 47static int i915_init_phys_hws(struct drm_device *dev)
398c9cb2
KP		 48{
49 drm_i915_private_t *dev_priv = dev->dev_private;
50 /* Program Hardware Status Page */
51 dev_priv->status_page_dmah =
e6be8d9d 52 drm_pci_alloc(dev, PAGE_SIZE, PAGE_SIZE);
398c9cb2
KP		 53
54 if (!dev_priv->status_page_dmah) {
55 DRM_ERROR("Can not allocate hardware status page\n");
56 return -ENOMEM;
57 }
8187a2b7
ZN		 58 dev_priv->render_ring.status_page.page_addr
59 = dev_priv->status_page_dmah->vaddr;
398c9cb2
KP		 60 dev_priv->dma_status_page = dev_priv->status_page_dmah->busaddr;
61
8187a2b7 62 memset(dev_priv->render_ring.status_page.page_addr, 0, PAGE_SIZE);
398c9cb2 63
9b974cc1
ZW		 64 if (IS_I965G(dev))
65 dev_priv->dma_status_page |= (dev_priv->dma_status_page >> 28) &
66 0xf0;
67
398c9cb2 68 I915_WRITE(HWS_PGA, dev_priv->dma_status_page);
8a4c47f3 69 DRM_DEBUG_DRIVER("Enabled hardware status page\n");
398c9cb2
KP		 70 return 0;
71}
72
73/**
74 * Frees the hardware status page, whether it's a physical address or a virtual
75 * address set up by the X Server.
76 */
3043c60c 77static void i915_free_hws(struct drm_device *dev)
398c9cb2
KP		 78{
79 drm_i915_private_t *dev_priv = dev->dev_private;
80 if (dev_priv->status_page_dmah) {
81 drm_pci_free(dev, dev_priv->status_page_dmah);
82 dev_priv->status_page_dmah = NULL;
83 }
84
852835f3
ZN		 85 if (dev_priv->render_ring.status_page.gfx_addr) {
86 dev_priv->render_ring.status_page.gfx_addr = 0;
398c9cb2
KP		 87 drm_core_ioremapfree(&dev_priv->hws_map, dev);
88 }
89
90 /* Need to rewrite hardware status page */
91 I915_WRITE(HWS_PGA, 0x1ffff000);
92}
93
84b1fd10 94void i915_kernel_lost_context(struct drm_device * dev)
1da177e4
LT		 95{
96 drm_i915_private_t *dev_priv = dev->dev_private;
7c1c2871 97 struct drm_i915_master_private *master_priv;
8187a2b7 98 struct intel_ring_buffer *ring = &dev_priv->render_ring;
1da177e4 99
79e53945
JB		 100 /*
101 * We should never lose context on the ring with modesetting
102 * as we don't expose it to userspace
103 */
104 if (drm_core_check_feature(dev, DRIVER_MODESET))
105 return;
106
585fb111
JB		 107 ring->head = I915_READ(PRB0_HEAD) & HEAD_ADDR;
108 ring->tail = I915_READ(PRB0_TAIL) & TAIL_ADDR;
1da177e4
LT		 109 ring->space = ring->head - (ring->tail + 8);
110 if (ring->space < 0)
8187a2b7 111 ring->space += ring->size;
1da177e4 112
7c1c2871
DA		 113 if (!dev->primary->master)
114 return;
115
116 master_priv = dev->primary->master->driver_priv;
117 if (ring->head == ring->tail && master_priv->sarea_priv)
118 master_priv->sarea_priv->perf_boxes |= I915_BOX_RING_EMPTY;
1da177e4
LT		 119}
120
84b1fd10 121static int i915_dma_cleanup(struct drm_device * dev)
1da177e4 122{
ba8bbcf6 123 drm_i915_private_t *dev_priv = dev->dev_private;
1da177e4
LT		 124 /* Make sure interrupts are disabled here because the uninstall ioctl
125 * may not have been called from userspace and after dev_private
126 * is freed, it's too late.
127 */
ed4cb414 128 if (dev->irq_enabled)
b5e89ed5 129 drm_irq_uninstall(dev);
1da177e4 130
8187a2b7 131 intel_cleanup_ring_buffer(dev, &dev_priv->render_ring);
d1b851fc
ZN		 132 if (HAS_BSD(dev))
133 intel_cleanup_ring_buffer(dev, &dev_priv->bsd_ring);
dc7a9319 134
398c9cb2
KP		 135 /* Clear the HWS virtual address at teardown */
136 if (I915_NEED_GFX_HWS(dev))
137 i915_free_hws(dev);
1da177e4
LT		 138
139 return 0;
140}
141
ba8bbcf6 142static int i915_initialize(struct drm_device * dev, drm_i915_init_t * init)
1da177e4 143{
ba8bbcf6 144 drm_i915_private_t *dev_priv = dev->dev_private;
7c1c2871 145 struct drm_i915_master_private *master_priv = dev->primary->master->driver_priv;
1da177e4 146
3a03ac1a
DA		 147 master_priv->sarea = drm_getsarea(dev);
148 if (master_priv->sarea) {
149 master_priv->sarea_priv = (drm_i915_sarea_t *)
150 ((u8 *)master_priv->sarea->handle + init->sarea_priv_offset);
151 } else {
8a4c47f3 152 DRM_DEBUG_DRIVER("sarea not found assuming DRI2 userspace\n");
3a03ac1a
DA		 153 }
154
673a394b 155 if (init->ring_size != 0) {
8187a2b7 156 if (dev_priv->render_ring.gem_object != NULL) {
673a394b
EA		 157 i915_dma_cleanup(dev);
158 DRM_ERROR("Client tried to initialize ringbuffer in "
159 "GEM mode\n");
160 return -EINVAL;
161 }
1da177e4 162
8187a2b7 163 dev_priv->render_ring.size = init->ring_size;
1da177e4 164
d3301d86
EA		 165 dev_priv->render_ring.map.offset = init->ring_start;
166 dev_priv->render_ring.map.size = init->ring_size;
167 dev_priv->render_ring.map.type = 0;
168 dev_priv->render_ring.map.flags = 0;
169 dev_priv->render_ring.map.mtrr = 0;
1da177e4 170
d3301d86 171 drm_core_ioremap_wc(&dev_priv->render_ring.map, dev);
673a394b 172
d3301d86 173 if (dev_priv->render_ring.map.handle == NULL) {
673a394b
EA		 174 i915_dma_cleanup(dev);
175 DRM_ERROR("can not ioremap virtual address for"
176 " ring buffer\n");
177 return -ENOMEM;
178 }
1da177e4
LT		 179 }
180
d3301d86 181 dev_priv->render_ring.virtual_start = dev_priv->render_ring.map.handle;
1da177e4 182
a6b54f3f 183 dev_priv->cpp = init->cpp;
1da177e4
LT		 184 dev_priv->back_offset = init->back_offset;
185 dev_priv->front_offset = init->front_offset;
186 dev_priv->current_page = 0;
7c1c2871
DA		 187 if (master_priv->sarea_priv)
188 master_priv->sarea_priv->pf_current_page = 0;
1da177e4 189
1da177e4
LT		 190 /* Allow hardware batchbuffers unless told otherwise.
191 */
192 dev_priv->allow_batchbuffer = 1;
193
1da177e4
LT		 194 return 0;
195}
196
84b1fd10 197static int i915_dma_resume(struct drm_device * dev)
1da177e4
LT		 198{
199 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
200
8187a2b7 201 struct intel_ring_buffer *ring;
8a4c47f3 202 DRM_DEBUG_DRIVER("%s\n", __func__);
1da177e4 203
8187a2b7
ZN		 204 ring = &dev_priv->render_ring;
205
206 if (ring->map.handle == NULL) {
1da177e4
LT		 207 DRM_ERROR("can not ioremap virtual address for"
208 " ring buffer\n");
20caafa6 209 return -ENOMEM;
1da177e4
LT		 210 }
211
212 /* Program Hardware Status Page */
8187a2b7 213 if (!ring->status_page.page_addr) {
1da177e4 214 DRM_ERROR("Can not find hardware status page\n");
20caafa6 215 return -EINVAL;
1da177e4 216 }
8a4c47f3 217 DRM_DEBUG_DRIVER("hw status page @ %p\n",
8187a2b7
ZN		 218 ring->status_page.page_addr);
219 if (ring->status_page.gfx_addr != 0)
220 ring->setup_status_page(dev, ring);
dc7a9319 221 else
585fb111 222 I915_WRITE(HWS_PGA, dev_priv->dma_status_page);
8187a2b7 223
8a4c47f3 224 DRM_DEBUG_DRIVER("Enabled hardware status page\n");
1da177e4
LT		 225
226 return 0;
227}
228
c153f45f
EA		 229static int i915_dma_init(struct drm_device *dev, void *data,
230 struct drm_file *file_priv)
1da177e4 231{
c153f45f 232 drm_i915_init_t *init = data;
1da177e4
LT		 233 int retcode = 0;
234
c153f45f 235 switch (init->func) {
1da177e4 236 case I915_INIT_DMA:
ba8bbcf6 237 retcode = i915_initialize(dev, init);
1da177e4
LT		 238 break;
239 case I915_CLEANUP_DMA:
240 retcode = i915_dma_cleanup(dev);
241 break;
242 case I915_RESUME_DMA:
0d6aa60b 243 retcode = i915_dma_resume(dev);
1da177e4
LT		 244 break;
245 default:
20caafa6 246 retcode = -EINVAL;
1da177e4
LT		 247 break;
248 }
249
250 return retcode;
251}
252
253/* Implement basically the same security restrictions as hardware does
254 * for MI_BATCH_NON_SECURE. These can be made stricter at any time.
255 *
256 * Most of the calculations below involve calculating the size of a
257 * particular instruction. It's important to get the size right as
258 * that tells us where the next instruction to check is. Any illegal
259 * instruction detected will be given a size of zero, which is a
260 * signal to abort the rest of the buffer.
261 */
262static int do_validate_cmd(int cmd)
263{
264 switch (((cmd >> 29) & 0x7)) {
265 case 0x0:
266 switch ((cmd >> 23) & 0x3f) {
267 case 0x0:
268 return 1; /* MI_NOOP */
269 case 0x4:
270 return 1; /* MI_FLUSH */
271 default:
272 return 0; /* disallow everything else */
273 }
274 break;
275 case 0x1:
276 return 0; /* reserved */
277 case 0x2:
278 return (cmd & 0xff) + 2; /* 2d commands */
279 case 0x3:
280 if (((cmd >> 24) & 0x1f) <= 0x18)
281 return 1;
282
283 switch ((cmd >> 24) & 0x1f) {
284 case 0x1c:
285 return 1;
286 case 0x1d:
b5e89ed5 287 switch ((cmd >> 16) & 0xff) {
1da177e4
LT		 288 case 0x3:
289 return (cmd & 0x1f) + 2;
290 case 0x4:
291 return (cmd & 0xf) + 2;
292 default:
293 return (cmd & 0xffff) + 2;
294 }
295 case 0x1e:
296 if (cmd & (1 << 23))
297 return (cmd & 0xffff) + 1;
298 else
299 return 1;
300 case 0x1f:
301 if ((cmd & (1 << 23)) == 0) /* inline vertices */
302 return (cmd & 0x1ffff) + 2;
303 else if (cmd & (1 << 17)) /* indirect random */
304 if ((cmd & 0xffff) == 0)
305 return 0; /* unknown length, too hard */
306 else
307 return (((cmd & 0xffff) + 1) / 2) + 1;
308 else
309 return 2; /* indirect sequential */
310 default:
311 return 0;
312 }
313 default:
314 return 0;
315 }
316
317 return 0;
318}
319
320static int validate_cmd(int cmd)
321{
322 int ret = do_validate_cmd(cmd);
323
bc5f4523 324/* printk("validate_cmd( %x ): %d\n", cmd, ret); */
1da177e4
LT		 325
326 return ret;
327}
328
201361a5 329static int i915_emit_cmds(struct drm_device * dev, int *buffer, int dwords)
1da177e4
LT		 330{
331 drm_i915_private_t *dev_priv = dev->dev_private;
332 int i;
1da177e4 333
8187a2b7 334 if ((dwords+1) * sizeof(int) >= dev_priv->render_ring.size - 8)
20caafa6 335 return -EINVAL;
de227f5f 336
c29b669c 337 BEGIN_LP_RING((dwords+1)&~1);
de227f5f 338
1da177e4
LT		 339 for (i = 0; i < dwords;) {
340 int cmd, sz;
341
201361a5 342 cmd = buffer[i];
1da177e4 343
1da177e4 344 if ((sz = validate_cmd(cmd)) == 0 || i + sz > dwords)
20caafa6 345 return -EINVAL;
1da177e4 346
1da177e4
LT		 347 OUT_RING(cmd);
348
349 while (++i, --sz) {
201361a5 350 OUT_RING(buffer[i]);
1da177e4 351 }
1da177e4
LT		 352 }
353
de227f5f
DA		 354 if (dwords & 1)
355 OUT_RING(0);
356
357 ADVANCE_LP_RING();
358
1da177e4
LT		 359 return 0;
360}
361
673a394b
EA		 362int
363i915_emit_box(struct drm_device *dev,
201361a5 364 struct drm_clip_rect *boxes,
673a394b 365 int i, int DR1, int DR4)
1da177e4 366{
201361a5 367 struct drm_clip_rect box = boxes[i];
1da177e4 368
1da177e4
LT		 369 if (box.y2 <= box.y1 || box.x2 <= box.x1 || box.y2 <= 0 || box.x2 <= 0) {
370 DRM_ERROR("Bad box %d,%d..%d,%d\n",
371 box.x1, box.y1, box.x2, box.y2);
20caafa6 372 return -EINVAL;
1da177e4
LT		 373 }
374
c29b669c
AH		 375 if (IS_I965G(dev)) {
376 BEGIN_LP_RING(4);
377 OUT_RING(GFX_OP_DRAWRECT_INFO_I965);
378 OUT_RING((box.x1 & 0xffff) | (box.y1 << 16));
78eca43d 379 OUT_RING(((box.x2 - 1) & 0xffff) | ((box.y2 - 1) << 16));
c29b669c
AH		 380 OUT_RING(DR4);
381 ADVANCE_LP_RING();
382 } else {
383 BEGIN_LP_RING(6);
384 OUT_RING(GFX_OP_DRAWRECT_INFO);
385 OUT_RING(DR1);
386 OUT_RING((box.x1 & 0xffff) | (box.y1 << 16));
387 OUT_RING(((box.x2 - 1) & 0xffff) | ((box.y2 - 1) << 16));
388 OUT_RING(DR4);
389 OUT_RING(0);
390 ADVANCE_LP_RING();
391 }
1da177e4
LT		 392
393 return 0;
394}
395
c29b669c
AH		 396/* XXX: Emitting the counter should really be moved to part of the IRQ
397 * emit. For now, do it in both places:
398 */
399
84b1fd10 400static void i915_emit_breadcrumb(struct drm_device *dev)
de227f5f
DA		 401{
402 drm_i915_private_t *dev_priv = dev->dev_private;
7c1c2871 403 struct drm_i915_master_private *master_priv = dev->primary->master->driver_priv;
de227f5f 404
c99b058f 405 dev_priv->counter++;
af6061af 406 if (dev_priv->counter > 0x7FFFFFFFUL)
c99b058f 407 dev_priv->counter = 0;
7c1c2871
DA		 408 if (master_priv->sarea_priv)
409 master_priv->sarea_priv->last_enqueue = dev_priv->counter;
de227f5f
DA		 410
411 BEGIN_LP_RING(4);
585fb111 412 OUT_RING(MI_STORE_DWORD_INDEX);
0baf823a 413 OUT_RING(I915_BREADCRUMB_INDEX << MI_STORE_DWORD_INDEX_SHIFT);
de227f5f
DA		 414 OUT_RING(dev_priv->counter);
415 OUT_RING(0);
416 ADVANCE_LP_RING();
417}
418
84b1fd10 419static int i915_dispatch_cmdbuffer(struct drm_device * dev,
201361a5
EA		 420 drm_i915_cmdbuffer_t *cmd,
421 struct drm_clip_rect *cliprects,
422 void *cmdbuf)
1da177e4
LT		 423{
424 int nbox = cmd->num_cliprects;
425 int i = 0, count, ret;
426
427 if (cmd->sz & 0x3) {
428 DRM_ERROR("alignment");
20caafa6 429 return -EINVAL;
1da177e4
LT		 430 }
431
432 i915_kernel_lost_context(dev);
433
434 count = nbox ? nbox : 1;
435
436 for (i = 0; i < count; i++) {
437 if (i < nbox) {
201361a5 438 ret = i915_emit_box(dev, cliprects, i,
1da177e4
LT		 439 cmd->DR1, cmd->DR4);
440 if (ret)
441 return ret;
442 }
443
201361a5 444 ret = i915_emit_cmds(dev, cmdbuf, cmd->sz / 4);
1da177e4
LT		 445 if (ret)
446 return ret;
447 }
448
de227f5f 449 i915_emit_breadcrumb(dev);
1da177e4
LT		 450 return 0;
451}
452
84b1fd10 453static int i915_dispatch_batchbuffer(struct drm_device * dev,
201361a5
EA		 454 drm_i915_batchbuffer_t * batch,
455 struct drm_clip_rect *cliprects)
1da177e4 456{
1da177e4
LT		 457 int nbox = batch->num_cliprects;
458 int i = 0, count;
1da177e4
LT		 459
460 if ((batch->start | batch->used) & 0x7) {
461 DRM_ERROR("alignment");
20caafa6 462 return -EINVAL;
1da177e4
LT		 463 }
464
465 i915_kernel_lost_context(dev);
466
467 count = nbox ? nbox : 1;
468
469 for (i = 0; i < count; i++) {
470 if (i < nbox) {
201361a5 471 int ret = i915_emit_box(dev, cliprects, i,
1da177e4
LT		 472 batch->DR1, batch->DR4);
473 if (ret)
474 return ret;
475 }
476
0790d5e1 477 if (!IS_I830(dev) && !IS_845G(dev)) {
1da177e4 478 BEGIN_LP_RING(2);
21f16289
DA		 479 if (IS_I965G(dev)) {
480 OUT_RING(MI_BATCH_BUFFER_START | (2 << 6) | MI_BATCH_NON_SECURE_I965);
481 OUT_RING(batch->start);
482 } else {
483 OUT_RING(MI_BATCH_BUFFER_START | (2 << 6));
484 OUT_RING(batch->start | MI_BATCH_NON_SECURE);
485 }
1da177e4
LT		 486 ADVANCE_LP_RING();
487 } else {
488 BEGIN_LP_RING(4);
489 OUT_RING(MI_BATCH_BUFFER);
490 OUT_RING(batch->start | MI_BATCH_NON_SECURE);
491 OUT_RING(batch->start + batch->used - 4);
492 OUT_RING(0);
493 ADVANCE_LP_RING();
494 }
495 }
496
de227f5f 497 i915_emit_breadcrumb(dev);
1da177e4
LT		 498
499 return 0;
500}
501
af6061af 502static int i915_dispatch_flip(struct drm_device * dev)
1da177e4
LT		 503{
504 drm_i915_private_t *dev_priv = dev->dev_private;
7c1c2871
DA		 505 struct drm_i915_master_private *master_priv =
506 dev->primary->master->driver_priv;
1da177e4 507
7c1c2871 508 if (!master_priv->sarea_priv)
c99b058f
KH		 509 return -EINVAL;
510
8a4c47f3 511 DRM_DEBUG_DRIVER("%s: page=%d pfCurrentPage=%d\n",
be25ed9c 512 __func__,
513 dev_priv->current_page,
514 master_priv->sarea_priv->pf_current_page);
1da177e4 515
af6061af
DA		 516 i915_kernel_lost_context(dev);
517
518 BEGIN_LP_RING(2);
585fb111 519 OUT_RING(MI_FLUSH | MI_READ_FLUSH);
af6061af
DA		 520 OUT_RING(0);
521 ADVANCE_LP_RING();
1da177e4 522
af6061af
DA		 523 BEGIN_LP_RING(6);
524 OUT_RING(CMD_OP_DISPLAYBUFFER_INFO | ASYNC_FLIP);
525 OUT_RING(0);
526 if (dev_priv->current_page == 0) {
527 OUT_RING(dev_priv->back_offset);
528 dev_priv->current_page = 1;
1da177e4 529 } else {
af6061af
DA		 530 OUT_RING(dev_priv->front_offset);
531 dev_priv->current_page = 0;
1da177e4 532 }
af6061af
DA		 533 OUT_RING(0);
534 ADVANCE_LP_RING();
1da177e4 535
af6061af
DA		 536 BEGIN_LP_RING(2);
537 OUT_RING(MI_WAIT_FOR_EVENT | MI_WAIT_FOR_PLANE_A_FLIP);
538 OUT_RING(0);
539 ADVANCE_LP_RING();
1da177e4 540
7c1c2871 541 master_priv->sarea_priv->last_enqueue = dev_priv->counter++;
1da177e4
LT		 542
543 BEGIN_LP_RING(4);
585fb111 544 OUT_RING(MI_STORE_DWORD_INDEX);
0baf823a 545 OUT_RING(I915_BREADCRUMB_INDEX << MI_STORE_DWORD_INDEX_SHIFT);
af6061af
DA		 546 OUT_RING(dev_priv->counter);
547 OUT_RING(0);
1da177e4
LT		 548 ADVANCE_LP_RING();
549
7c1c2871 550 master_priv->sarea_priv->pf_current_page = dev_priv->current_page;
af6061af 551 return 0;
1da177e4
LT		 552}
553
84b1fd10 554static int i915_quiescent(struct drm_device * dev)
1da177e4
LT		 555{
556 drm_i915_private_t *dev_priv = dev->dev_private;
557
558 i915_kernel_lost_context(dev);
8187a2b7
ZN		 559 return intel_wait_ring_buffer(dev, &dev_priv->render_ring,
560 dev_priv->render_ring.size - 8);
1da177e4
LT		 561}
562
c153f45f
EA		 563static int i915_flush_ioctl(struct drm_device *dev, void *data,
564 struct drm_file *file_priv)
1da177e4 565{
546b0974
EA		 566 int ret;
567
568 RING_LOCK_TEST_WITH_RETURN(dev, file_priv);
1da177e4 569
546b0974
EA		 570 mutex_lock(&dev->struct_mutex);
571 ret = i915_quiescent(dev);
572 mutex_unlock(&dev->struct_mutex);
573
574 return ret;
1da177e4
LT		 575}
576
c153f45f
EA		 577static int i915_batchbuffer(struct drm_device *dev, void *data,
578 struct drm_file *file_priv)
1da177e4 579{
1da177e4 580 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
7c1c2871 581 struct drm_i915_master_private *master_priv = dev->primary->master->driver_priv;
1da177e4 582 drm_i915_sarea_t *sarea_priv = (drm_i915_sarea_t *)
7c1c2871 583 master_priv->sarea_priv;
c153f45f 584 drm_i915_batchbuffer_t *batch = data;
1da177e4 585 int ret;
201361a5 586 struct drm_clip_rect *cliprects = NULL;
1da177e4
LT		 587
588 if (!dev_priv->allow_batchbuffer) {
589 DRM_ERROR("Batchbuffer ioctl disabled\n");
20caafa6 590 return -EINVAL;
1da177e4
LT		 591 }
592
8a4c47f3 593 DRM_DEBUG_DRIVER("i915 batchbuffer, start %x used %d cliprects %d\n",
be25ed9c 594 batch->start, batch->used, batch->num_cliprects);
1da177e4 595
546b0974 596 RING_LOCK_TEST_WITH_RETURN(dev, file_priv);
1da177e4 597
201361a5
EA		 598 if (batch->num_cliprects < 0)
599 return -EINVAL;
600
601 if (batch->num_cliprects) {
9a298b2a
EA		 602 cliprects = kcalloc(batch->num_cliprects,
603 sizeof(struct drm_clip_rect),
604 GFP_KERNEL);
201361a5
EA		 605 if (cliprects == NULL)
606 return -ENOMEM;
607
608 ret = copy_from_user(cliprects, batch->cliprects,
609 batch->num_cliprects *
610 sizeof(struct drm_clip_rect));
611 if (ret != 0)
612 goto fail_free;
613 }
1da177e4 614
546b0974 615 mutex_lock(&dev->struct_mutex);
201361a5 616 ret = i915_dispatch_batchbuffer(dev, batch, cliprects);
546b0974 617 mutex_unlock(&dev->struct_mutex);
1da177e4 618
c99b058f 619 if (sarea_priv)
0baf823a 620 sarea_priv->last_dispatch = READ_BREADCRUMB(dev_priv);
201361a5
EA		 621
622fail_free:
9a298b2a 623 kfree(cliprects);
201361a5 624
1da177e4
LT		 625 return ret;
626}
627
c153f45f
EA		 628static int i915_cmdbuffer(struct drm_device *dev, void *data,
629 struct drm_file *file_priv)
1da177e4 630{
1da177e4 631 drm_i915_private_t *dev_priv = (drm_i915_private_t *) dev->dev_private;
7c1c2871 632 struct drm_i915_master_private *master_priv = dev->primary->master->driver_priv;
1da177e4 633 drm_i915_sarea_t *sarea_priv = (drm_i915_sarea_t *)
7c1c2871 634 master_priv->sarea_priv;
c153f45f 635 drm_i915_cmdbuffer_t *cmdbuf = data;
201361a5
EA		 636 struct drm_clip_rect *cliprects = NULL;
637 void *batch_data;
1da177e4
LT		 638 int ret;
639
8a4c47f3 640 DRM_DEBUG_DRIVER("i915 cmdbuffer, buf %p sz %d cliprects %d\n",
be25ed9c 641 cmdbuf->buf, cmdbuf->sz, cmdbuf->num_cliprects);
1da177e4 642
546b0974 643 RING_LOCK_TEST_WITH_RETURN(dev, file_priv);
1da177e4 644
201361a5
EA		 645 if (cmdbuf->num_cliprects < 0)
646 return -EINVAL;
647
9a298b2a 648 batch_data = kmalloc(cmdbuf->sz, GFP_KERNEL);
201361a5
EA		 649 if (batch_data == NULL)
650 return -ENOMEM;
651
652 ret = copy_from_user(batch_data, cmdbuf->buf, cmdbuf->sz);
653 if (ret != 0)
654 goto fail_batch_free;
655
656 if (cmdbuf->num_cliprects) {
9a298b2a
EA		 657 cliprects = kcalloc(cmdbuf->num_cliprects,
658 sizeof(struct drm_clip_rect), GFP_KERNEL);
a40e8d31
OA		 659 if (cliprects == NULL) {
660 ret = -ENOMEM;
201361a5 661 goto fail_batch_free;
a40e8d31 662 }
201361a5
EA		 663
664 ret = copy_from_user(cliprects, cmdbuf->cliprects,
665 cmdbuf->num_cliprects *
666 sizeof(struct drm_clip_rect));
667 if (ret != 0)
668 goto fail_clip_free;
1da177e4
LT		 669 }
670
546b0974 671 mutex_lock(&dev->struct_mutex);
201361a5 672 ret = i915_dispatch_cmdbuffer(dev, cmdbuf, cliprects, batch_data);
546b0974 673 mutex_unlock(&dev->struct_mutex);
1da177e4
LT		 674 if (ret) {
675 DRM_ERROR("i915_dispatch_cmdbuffer failed\n");
355d7f37 676 goto fail_clip_free;
1da177e4
LT		 677 }
678
c99b058f 679 if (sarea_priv)
0baf823a 680 sarea_priv->last_dispatch = READ_BREADCRUMB(dev_priv);
201361a5 681
201361a5 682fail_clip_free:
9a298b2a 683 kfree(cliprects);
355d7f37 684fail_batch_free:
9a298b2a 685 kfree(batch_data);
201361a5
EA		 686
687 return ret;
1da177e4
LT		 688}
689
c153f45f
EA		 690static int i915_flip_bufs(struct drm_device *dev, void *data,
691 struct drm_file *file_priv)
1da177e4 692{
546b0974
EA		 693 int ret;
694
8a4c47f3 695 DRM_DEBUG_DRIVER("%s\n", __func__);
1da177e4 696
546b0974 697 RING_LOCK_TEST_WITH_RETURN(dev, file_priv);
1da177e4 698
546b0974
EA		 699 mutex_lock(&dev->struct_mutex);
700 ret = i915_dispatch_flip(dev);
701 mutex_unlock(&dev->struct_mutex);
702
703 return ret;
1da177e4
LT		 704}
705
c153f45f
EA		 706static int i915_getparam(struct drm_device *dev, void *data,
707 struct drm_file *file_priv)
1da177e4 708{
1da177e4 709 drm_i915_private_t *dev_priv = dev->dev_private;
c153f45f 710 drm_i915_getparam_t *param = data;
1da177e4
LT		 711 int value;
712
713 if (!dev_priv) {
3e684eae 714 DRM_ERROR("called with no initialization\n");
20caafa6 715 return -EINVAL;
1da177e4
LT		 716 }
717
c153f45f 718 switch (param->param) {
1da177e4 719 case I915_PARAM_IRQ_ACTIVE:
0a3e67a4 720 value = dev->pdev->irq ? 1 : 0;
1da177e4
LT		 721 break;
722 case I915_PARAM_ALLOW_BATCHBUFFER:
723 value = dev_priv->allow_batchbuffer ? 1 : 0;
724 break;
0d6aa60b
DA		 725 case I915_PARAM_LAST_DISPATCH:
726 value = READ_BREADCRUMB(dev_priv);
727 break;
ed4c9c4a
KH		 728 case I915_PARAM_CHIPSET_ID:
729 value = dev->pci_device;
730 break;
673a394b 731 case I915_PARAM_HAS_GEM:
ac5c4e76 732 value = dev_priv->has_gem;
673a394b 733 break;
0f973f27
JB		 734 case I915_PARAM_NUM_FENCES_AVAIL:
735 value = dev_priv->num_fence_regs - dev_priv->fence_reg_start;
736 break;
02e792fb
DV		 737 case I915_PARAM_HAS_OVERLAY:
738 value = dev_priv->overlay ? 1 : 0;
739 break;
e9560f7c
JB		 740 case I915_PARAM_HAS_PAGEFLIPPING:
741 value = 1;
742 break;
76446cac
JB		 743 case I915_PARAM_HAS_EXECBUF2:
744 /* depends on GEM */
745 value = dev_priv->has_gem;
746 break;
e3a815fc
ZN		 747 case I915_PARAM_HAS_BSD:
748 value = HAS_BSD(dev);
749 break;
1da177e4 750 default:
8a4c47f3 751 DRM_DEBUG_DRIVER("Unknown parameter %d\n",
76446cac 752 param->param);
20caafa6 753 return -EINVAL;
1da177e4
LT		 754 }
755
c153f45f 756 if (DRM_COPY_TO_USER(param->value, &value, sizeof(int))) {
1da177e4 757 DRM_ERROR("DRM_COPY_TO_USER failed\n");
20caafa6 758 return -EFAULT;
1da177e4
LT		 759 }
760
761 return 0;
762}
763
c153f45f
EA		 764static int i915_setparam(struct drm_device *dev, void *data,
765 struct drm_file *file_priv)
1da177e4 766{
1da177e4 767 drm_i915_private_t *dev_priv = dev->dev_private;
c153f45f 768 drm_i915_setparam_t *param = data;
1da177e4
LT		 769
770 if (!dev_priv) {
3e684eae 771 DRM_ERROR("called with no initialization\n");
20caafa6 772 return -EINVAL;
1da177e4
LT		 773 }
774
c153f45f 775 switch (param->param) {
1da177e4 776 case I915_SETPARAM_USE_MI_BATCHBUFFER_START:
1da177e4
LT		 777 break;
778 case I915_SETPARAM_TEX_LRU_LOG_GRANULARITY:
c153f45f 779 dev_priv->tex_lru_log_granularity = param->value;
1da177e4
LT		 780 break;
781 case I915_SETPARAM_ALLOW_BATCHBUFFER:
c153f45f 782 dev_priv->allow_batchbuffer = param->value;
1da177e4 783 break;
0f973f27
JB		 784 case I915_SETPARAM_NUM_USED_FENCES:
785 if (param->value > dev_priv->num_fence_regs ||
786 param->value < 0)
787 return -EINVAL;
788 /* Userspace can use first N regs */
789 dev_priv->fence_reg_start = param->value;
790 break;
1da177e4 791 default:
8a4c47f3 792 DRM_DEBUG_DRIVER("unknown parameter %d\n",
be25ed9c 793 param->param);
20caafa6 794 return -EINVAL;
1da177e4
LT		 795 }
796
797 return 0;
798}
799
c153f45f
EA		 800static int i915_set_status_page(struct drm_device *dev, void *data,
801 struct drm_file *file_priv)
dc7a9319 802{
dc7a9319 803 drm_i915_private_t *dev_priv = dev->dev_private;
c153f45f 804 drm_i915_hws_addr_t *hws = data;
8187a2b7 805 struct intel_ring_buffer *ring = &dev_priv->render_ring;
b39d50e5
ZW		 806
807 if (!I915_NEED_GFX_HWS(dev))
808 return -EINVAL;
dc7a9319
WZ		 809
810 if (!dev_priv) {
3e684eae 811 DRM_ERROR("called with no initialization\n");
20caafa6 812 return -EINVAL;
dc7a9319 813 }
dc7a9319 814
79e53945
JB		 815 if (drm_core_check_feature(dev, DRIVER_MODESET)) {
816 WARN(1, "tried to set status page when mode setting active\n");
817 return 0;
818 }
819
8a4c47f3 820 DRM_DEBUG_DRIVER("set status page addr 0x%08x\n", (u32)hws->addr);
c153f45f 821
8187a2b7 822 ring->status_page.gfx_addr = hws->addr & (0x1ffff<<12);
dc7a9319 823
8b409580 824 dev_priv->hws_map.offset = dev->agp->base + hws->addr;
dc7a9319
WZ		 825 dev_priv->hws_map.size = 4*1024;
826 dev_priv->hws_map.type = 0;
827 dev_priv->hws_map.flags = 0;
828 dev_priv->hws_map.mtrr = 0;
829
dd0910b3 830 drm_core_ioremap_wc(&dev_priv->hws_map, dev);
dc7a9319 831 if (dev_priv->hws_map.handle == NULL) {
dc7a9319 832 i915_dma_cleanup(dev);
e20f9c64 833 ring->status_page.gfx_addr = 0;
dc7a9319
WZ		 834 DRM_ERROR("can not ioremap virtual address for"
835 " G33 hw status page\n");
20caafa6 836 return -ENOMEM;
dc7a9319 837 }
8187a2b7
ZN		 838 ring->status_page.page_addr = dev_priv->hws_map.handle;
839 memset(ring->status_page.page_addr, 0, PAGE_SIZE);
840 I915_WRITE(HWS_PGA, ring->status_page.gfx_addr);
dc7a9319 841
8a4c47f3 842 DRM_DEBUG_DRIVER("load hws HWS_PGA with gfx mem 0x%x\n",
e20f9c64 843 ring->status_page.gfx_addr);
8a4c47f3 844 DRM_DEBUG_DRIVER("load hws at %p\n",
e20f9c64 845 ring->status_page.page_addr);
dc7a9319
WZ		 846 return 0;
847}
848
ec2a4c3f
DA		 849static int i915_get_bridge_dev(struct drm_device *dev)
850{
851 struct drm_i915_private *dev_priv = dev->dev_private;
852
853 dev_priv->bridge_dev = pci_get_bus_and_slot(0, PCI_DEVFN(0,0));
854 if (!dev_priv->bridge_dev) {
855 DRM_ERROR("bridge device not found\n");
856 return -1;
857 }
858 return 0;
859}
860
c4804411
ZW		 861#define MCHBAR_I915 0x44
862#define MCHBAR_I965 0x48
863#define MCHBAR_SIZE (4*4096)
864
865#define DEVEN_REG 0x54
866#define DEVEN_MCHBAR_EN (1 << 28)
867
868/* Allocate space for the MCH regs if needed, return nonzero on error */
869static int
870intel_alloc_mchbar_resource(struct drm_device *dev)
871{
872 drm_i915_private_t *dev_priv = dev->dev_private;
873 int reg = IS_I965G(dev) ? MCHBAR_I965 : MCHBAR_I915;
874 u32 temp_lo, temp_hi = 0;
875 u64 mchbar_addr;
876 int ret = 0;
877
878 if (IS_I965G(dev))
879 pci_read_config_dword(dev_priv->bridge_dev, reg + 4, &temp_hi);
880 pci_read_config_dword(dev_priv->bridge_dev, reg, &temp_lo);
881 mchbar_addr = ((u64)temp_hi << 32) | temp_lo;
882
883 /* If ACPI doesn't have it, assume we need to allocate it ourselves */
884#ifdef CONFIG_PNP
885 if (mchbar_addr &&
886 pnp_range_reserved(mchbar_addr, mchbar_addr + MCHBAR_SIZE)) {
887 ret = 0;
888 goto out;
889 }
890#endif
891
892 /* Get some space for it */
893 ret = pci_bus_alloc_resource(dev_priv->bridge_dev->bus, &dev_priv->mch_res,
894 MCHBAR_SIZE, MCHBAR_SIZE,
895 PCIBIOS_MIN_MEM,
896 0, pcibios_align_resource,
897 dev_priv->bridge_dev);
898 if (ret) {
899 DRM_DEBUG_DRIVER("failed bus alloc: %d\n", ret);
900 dev_priv->mch_res.start = 0;
901 goto out;
902 }
903
904 if (IS_I965G(dev))
905 pci_write_config_dword(dev_priv->bridge_dev, reg + 4,
906 upper_32_bits(dev_priv->mch_res.start));
907
908 pci_write_config_dword(dev_priv->bridge_dev, reg,
909 lower_32_bits(dev_priv->mch_res.start));
910out:
911 return ret;
912}
913
914/* Setup MCHBAR if possible, return true if we should disable it again */
915static void
916intel_setup_mchbar(struct drm_device *dev)
917{
918 drm_i915_private_t *dev_priv = dev->dev_private;
919 int mchbar_reg = IS_I965G(dev) ? MCHBAR_I965 : MCHBAR_I915;
920 u32 temp;
921 bool enabled;
922
923 dev_priv->mchbar_need_disable = false;
924
925 if (IS_I915G(dev) || IS_I915GM(dev)) {
926 pci_read_config_dword(dev_priv->bridge_dev, DEVEN_REG, &temp);
927 enabled = !!(temp & DEVEN_MCHBAR_EN);
928 } else {
929 pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp);
930 enabled = temp & 1;
931 }
932
933 /* If it's already enabled, don't have to do anything */
934 if (enabled)
935 return;
936
937 if (intel_alloc_mchbar_resource(dev))
938 return;
939
940 dev_priv->mchbar_need_disable = true;
941
942 /* Space is allocated or reserved, so enable it. */
943 if (IS_I915G(dev) || IS_I915GM(dev)) {
944 pci_write_config_dword(dev_priv->bridge_dev, DEVEN_REG,
945 temp | DEVEN_MCHBAR_EN);
946 } else {
947 pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp);
948 pci_write_config_dword(dev_priv->bridge_dev, mchbar_reg, temp | 1);
949 }
950}
951
952static void
953intel_teardown_mchbar(struct drm_device *dev)
954{
955 drm_i915_private_t *dev_priv = dev->dev_private;
956 int mchbar_reg = IS_I965G(dev) ? MCHBAR_I965 : MCHBAR_I915;
957 u32 temp;
958
959 if (dev_priv->mchbar_need_disable) {
960 if (IS_I915G(dev) || IS_I915GM(dev)) {
961 pci_read_config_dword(dev_priv->bridge_dev, DEVEN_REG, &temp);
962 temp &= ~DEVEN_MCHBAR_EN;
963 pci_write_config_dword(dev_priv->bridge_dev, DEVEN_REG, temp);
964 } else {
965 pci_read_config_dword(dev_priv->bridge_dev, mchbar_reg, &temp);
966 temp &= ~1;
967 pci_write_config_dword(dev_priv->bridge_dev, mchbar_reg, temp);
968 }
969 }
970
971 if (dev_priv->mch_res.start)
972 release_resource(&dev_priv->mch_res);
973}
974
79e53945
JB		 975/**
976 * i915_probe_agp - get AGP bootup configuration
977 * @pdev: PCI device
978 * @aperture_size: returns AGP aperture configured size
979 * @preallocated_size: returns size of BIOS preallocated AGP space
980 *
981 * Since Intel integrated graphics are UMA, the BIOS has to set aside
982 * some RAM for the framebuffer at early boot. This code figures out
983 * how much was set aside so we can use it for our own purposes.
984 */
2a34f5e6 985static int i915_probe_agp(struct drm_device *dev, uint32_t *aperture_size,
80824003
JB		 986 uint32_t *preallocated_size,
987 uint32_t *start)
79e53945 988{
ec2a4c3f 989 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945
JB		 990 u16 tmp = 0;
991 unsigned long overhead;
241fa85b 992 unsigned long stolen;
79e53945 993
79e53945 994 /* Get the fb aperture size and "stolen" memory amount. */
ec2a4c3f 995 pci_read_config_word(dev_priv->bridge_dev, INTEL_GMCH_CTRL, &tmp);
79e53945
JB		 996
997 *aperture_size = 1024 * 1024;
998 *preallocated_size = 1024 * 1024;
999
60fd99e3 1000 switch (dev->pdev->device) {
79e53945
JB		 1001 case PCI_DEVICE_ID_INTEL_82830_CGC:
1002 case PCI_DEVICE_ID_INTEL_82845G_IG:
1003 case PCI_DEVICE_ID_INTEL_82855GM_IG:
1004 case PCI_DEVICE_ID_INTEL_82865_IG:
1005 if ((tmp & INTEL_GMCH_MEM_MASK) == INTEL_GMCH_MEM_64M)
1006 *aperture_size *= 64;
1007 else
1008 *aperture_size *= 128;
1009 break;
1010 default:
1011 /* 9xx supports large sizes, just look at the length */
60fd99e3 1012 *aperture_size = pci_resource_len(dev->pdev, 2);
79e53945
JB		 1013 break;
1014 }
1015
1016 /*
1017 * Some of the preallocated space is taken by the GTT
1018 * and popup. GTT is 1K per MB of aperture size, and popup is 4K.
1019 */
bad720ff 1020 if (IS_G4X(dev) || IS_PINEVIEW(dev) || IS_IRONLAKE(dev) || IS_GEN6(dev))
60fd99e3
EA		 1021 overhead = 4096;
1022 else
1023 overhead = (*aperture_size / 1024) + 4096;
1024
14bc490b
ZW		 1025 if (IS_GEN6(dev)) {
1026 /* SNB has memory control reg at 0x50.w */
1027 pci_read_config_word(dev->pdev, SNB_GMCH_CTRL, &tmp);
1028
1029 switch (tmp & SNB_GMCH_GMS_STOLEN_MASK) {
1030 case INTEL_855_GMCH_GMS_DISABLED:
1031 DRM_ERROR("video memory is disabled\n");
1032 return -1;
1033 case SNB_GMCH_GMS_STOLEN_32M:
1034 stolen = 32 * 1024 * 1024;
1035 break;
1036 case SNB_GMCH_GMS_STOLEN_64M:
bad720ff 1037 stolen = 64 * 1024 * 1024;
14bc490b
ZW		 1038 break;
1039 case SNB_GMCH_GMS_STOLEN_96M:
1040 stolen = 96 * 1024 * 1024;
1041 break;
1042 case SNB_GMCH_GMS_STOLEN_128M:
1043 stolen = 128 * 1024 * 1024;
1044 break;
1045 case SNB_GMCH_GMS_STOLEN_160M:
1046 stolen = 160 * 1024 * 1024;
1047 break;
1048 case SNB_GMCH_GMS_STOLEN_192M:
1049 stolen = 192 * 1024 * 1024;
1050 break;
1051 case SNB_GMCH_GMS_STOLEN_224M:
1052 stolen = 224 * 1024 * 1024;
1053 break;
1054 case SNB_GMCH_GMS_STOLEN_256M:
1055 stolen = 256 * 1024 * 1024;
1056 break;
1057 case SNB_GMCH_GMS_STOLEN_288M:
1058 stolen = 288 * 1024 * 1024;
1059 break;
1060 case SNB_GMCH_GMS_STOLEN_320M:
1061 stolen = 320 * 1024 * 1024;
1062 break;
1063 case SNB_GMCH_GMS_STOLEN_352M:
1064 stolen = 352 * 1024 * 1024;
1065 break;
1066 case SNB_GMCH_GMS_STOLEN_384M:
1067 stolen = 384 * 1024 * 1024;
1068 break;
1069 case SNB_GMCH_GMS_STOLEN_416M:
1070 stolen = 416 * 1024 * 1024;
1071 break;
1072 case SNB_GMCH_GMS_STOLEN_448M:
1073 stolen = 448 * 1024 * 1024;
1074 break;
1075 case SNB_GMCH_GMS_STOLEN_480M:
1076 stolen = 480 * 1024 * 1024;
1077 break;
1078 case SNB_GMCH_GMS_STOLEN_512M:
1079 stolen = 512 * 1024 * 1024;
1080 break;
1081 default:
1082 DRM_ERROR("unexpected GMCH_GMS value: 0x%02x\n",
1083 tmp & SNB_GMCH_GMS_STOLEN_MASK);
1084 return -1;
1085 }
1086 } else {
1087 switch (tmp & INTEL_GMCH_GMS_MASK) {
1088 case INTEL_855_GMCH_GMS_DISABLED:
bad720ff
EA		 1089 DRM_ERROR("video memory is disabled\n");
1090 return -1;
14bc490b
ZW		 1091 case INTEL_855_GMCH_GMS_STOLEN_1M:
1092 stolen = 1 * 1024 * 1024;
1093 break;
1094 case INTEL_855_GMCH_GMS_STOLEN_4M:
1095 stolen = 4 * 1024 * 1024;
1096 break;
1097 case INTEL_855_GMCH_GMS_STOLEN_8M:
1098 stolen = 8 * 1024 * 1024;
1099 break;
1100 case INTEL_855_GMCH_GMS_STOLEN_16M:
1101 stolen = 16 * 1024 * 1024;
1102 break;
1103 case INTEL_855_GMCH_GMS_STOLEN_32M:
1104 stolen = 32 * 1024 * 1024;
1105 break;
1106 case INTEL_915G_GMCH_GMS_STOLEN_48M:
1107 stolen = 48 * 1024 * 1024;
1108 break;
1109 case INTEL_915G_GMCH_GMS_STOLEN_64M:
1110 stolen = 64 * 1024 * 1024;
1111 break;
1112 case INTEL_GMCH_GMS_STOLEN_128M:
1113 stolen = 128 * 1024 * 1024;
1114 break;
1115 case INTEL_GMCH_GMS_STOLEN_256M:
1116 stolen = 256 * 1024 * 1024;
1117 break;
1118 case INTEL_GMCH_GMS_STOLEN_96M:
1119 stolen = 96 * 1024 * 1024;
1120 break;
1121 case INTEL_GMCH_GMS_STOLEN_160M:
1122 stolen = 160 * 1024 * 1024;
1123 break;
1124 case INTEL_GMCH_GMS_STOLEN_224M:
1125 stolen = 224 * 1024 * 1024;
1126 break;
1127 case INTEL_GMCH_GMS_STOLEN_352M:
1128 stolen = 352 * 1024 * 1024;
1129 break;
1130 default:
1131 DRM_ERROR("unexpected GMCH_GMS value: 0x%02x\n",
1132 tmp & INTEL_GMCH_GMS_MASK);
1133 return -1;
bad720ff 1134 }
79e53945 1135 }
14bc490b 1136
241fa85b 1137 *preallocated_size = stolen - overhead;
80824003 1138 *start = overhead;
79e53945
JB		 1139
1140 return 0;
1141}
1142
80824003
JB		 1143#define PTE_ADDRESS_MASK 0xfffff000
1144#define PTE_ADDRESS_MASK_HIGH 0x000000f0 /* i915+ */
1145#define PTE_MAPPING_TYPE_UNCACHED (0 << 1)
1146#define PTE_MAPPING_TYPE_DCACHE (1 << 1) /* i830 only */
1147#define PTE_MAPPING_TYPE_CACHED (3 << 1)
1148#define PTE_MAPPING_TYPE_MASK (3 << 1)
1149#define PTE_VALID (1 << 0)
1150
1151/**
1152 * i915_gtt_to_phys - take a GTT address and turn it into a physical one
1153 * @dev: drm device
1154 * @gtt_addr: address to translate
1155 *
1156 * Some chip functions require allocations from stolen space but need the
1157 * physical address of the memory in question. We use this routine
1158 * to get a physical address suitable for register programming from a given
1159 * GTT address.
1160 */
1161static unsigned long i915_gtt_to_phys(struct drm_device *dev,
1162 unsigned long gtt_addr)
1163{
1164 unsigned long *gtt;
1165 unsigned long entry, phys;
1166 int gtt_bar = IS_I9XX(dev) ? 0 : 1;
1167 int gtt_offset, gtt_size;
1168
1169 if (IS_I965G(dev)) {
bad720ff 1170 if (IS_G4X(dev) || IS_IRONLAKE(dev) || IS_GEN6(dev)) {
80824003
JB		 1171 gtt_offset = 2*1024*1024;
1172 gtt_size = 2*1024*1024;
1173 } else {
1174 gtt_offset = 512*1024;
1175 gtt_size = 512*1024;
1176 }
1177 } else {
1178 gtt_bar = 3;
1179 gtt_offset = 0;
1180 gtt_size = pci_resource_len(dev->pdev, gtt_bar);
1181 }
1182
1183 gtt = ioremap_wc(pci_resource_start(dev->pdev, gtt_bar) + gtt_offset,
1184 gtt_size);
1185 if (!gtt) {
1186 DRM_ERROR("ioremap of GTT failed\n");
1187 return 0;
1188 }
1189
1190 entry = *(volatile u32 *)(gtt + (gtt_addr / 1024));
1191
44d98a61 1192 DRM_DEBUG_DRIVER("GTT addr: 0x%08lx, PTE: 0x%08lx\n", gtt_addr, entry);
80824003
JB		 1193
1194 /* Mask out these reserved bits on this hardware. */
1195 if (!IS_I9XX(dev) || IS_I915G(dev) || IS_I915GM(dev) ||
1196 IS_I945G(dev) || IS_I945GM(dev)) {
1197 entry &= ~PTE_ADDRESS_MASK_HIGH;
1198 }
1199
1200 /* If it's not a mapping type we know, then bail. */
1201 if ((entry & PTE_MAPPING_TYPE_MASK) != PTE_MAPPING_TYPE_UNCACHED &&
1202 (entry & PTE_MAPPING_TYPE_MASK) != PTE_MAPPING_TYPE_CACHED) {
1203 iounmap(gtt);
1204 return 0;
1205 }
1206
1207 if (!(entry & PTE_VALID)) {
1208 DRM_ERROR("bad GTT entry in stolen space\n");
1209 iounmap(gtt);
1210 return 0;
1211 }
1212
1213 iounmap(gtt);
1214
1215 phys =(entry & PTE_ADDRESS_MASK) |
1216 ((uint64_t)(entry & PTE_ADDRESS_MASK_HIGH) << (32 - 4));
1217
44d98a61 1218 DRM_DEBUG_DRIVER("GTT addr: 0x%08lx, phys addr: 0x%08lx\n", gtt_addr, phys);
80824003
JB		 1219
1220 return phys;
1221}
1222
1223static void i915_warn_stolen(struct drm_device *dev)
1224{
1225 DRM_ERROR("not enough stolen space for compressed buffer, disabling\n");
1226 DRM_ERROR("hint: you may be able to increase stolen memory size in the BIOS to avoid this\n");
1227}
1228
1229static void i915_setup_compression(struct drm_device *dev, int size)
1230{
1231 struct drm_i915_private *dev_priv = dev->dev_private;
1232 struct drm_mm_node *compressed_fb, *compressed_llb;
29bd0ae2
AM		 1233 unsigned long cfb_base;
1234 unsigned long ll_base = 0;
80824003
JB		 1235
1236 /* Leave 1M for line length buffer & misc. */
1237 compressed_fb = drm_mm_search_free(&dev_priv->vram, size, 4096, 0);
1238 if (!compressed_fb) {
b5e50c3f 1239 dev_priv->no_fbc_reason = FBC_STOLEN_TOO_SMALL;
80824003
JB		 1240 i915_warn_stolen(dev);
1241 return;
1242 }
1243
1244 compressed_fb = drm_mm_get_block(compressed_fb, size, 4096);
1245 if (!compressed_fb) {
1246 i915_warn_stolen(dev);
b5e50c3f 1247 dev_priv->no_fbc_reason = FBC_STOLEN_TOO_SMALL;
80824003
JB		 1248 return;
1249 }
1250
74dff282
JB		 1251 cfb_base = i915_gtt_to_phys(dev, compressed_fb->start);
1252 if (!cfb_base) {
1253 DRM_ERROR("failed to get stolen phys addr, disabling FBC\n");
1254 drm_mm_put_block(compressed_fb);
80824003
JB		 1255 }
1256
74dff282
JB		 1257 if (!IS_GM45(dev)) {
1258 compressed_llb = drm_mm_search_free(&dev_priv->vram, 4096,
1259 4096, 0);
1260 if (!compressed_llb) {
1261 i915_warn_stolen(dev);
1262 return;
1263 }
1264
1265 compressed_llb = drm_mm_get_block(compressed_llb, 4096, 4096);
1266 if (!compressed_llb) {
1267 i915_warn_stolen(dev);
1268 return;
1269 }
1270
1271 ll_base = i915_gtt_to_phys(dev, compressed_llb->start);
1272 if (!ll_base) {
1273 DRM_ERROR("failed to get stolen phys addr, disabling FBC\n");
1274 drm_mm_put_block(compressed_fb);
1275 drm_mm_put_block(compressed_llb);
1276 }
80824003
JB		 1277 }
1278
1279 dev_priv->cfb_size = size;
1280
ee5382ae 1281 intel_disable_fbc(dev);
20bf377e
JB		 1282 dev_priv->compressed_fb = compressed_fb;
1283
74dff282 1284 if (IS_GM45(dev)) {
74dff282
JB		 1285 I915_WRITE(DPFC_CB_BASE, compressed_fb->start);
1286 } else {
74dff282
JB		 1287 I915_WRITE(FBC_CFB_BASE, cfb_base);
1288 I915_WRITE(FBC_LL_BASE, ll_base);
20bf377e 1289 dev_priv->compressed_llb = compressed_llb;
80824003
JB		 1290 }
1291
80824003
JB		 1292 DRM_DEBUG("FBC base 0x%08lx, ll base 0x%08lx, size %dM\n", cfb_base,
1293 ll_base, size >> 20);
80824003
JB		 1294}
1295
20bf377e
JB		 1296static void i915_cleanup_compression(struct drm_device *dev)
1297{
1298 struct drm_i915_private *dev_priv = dev->dev_private;
1299
1300 drm_mm_put_block(dev_priv->compressed_fb);
1301 if (!IS_GM45(dev))
1302 drm_mm_put_block(dev_priv->compressed_llb);
1303}
1304
28d52043
DA		 1305/* true = enable decode, false = disable decoder */
1306static unsigned int i915_vga_set_decode(void *cookie, bool state)
1307{
1308 struct drm_device *dev = cookie;
1309
1310 intel_modeset_vga_set_state(dev, state);
1311 if (state)
1312 return VGA_RSRC_LEGACY_IO | VGA_RSRC_LEGACY_MEM |
1313 VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
1314 else
1315 return VGA_RSRC_NORMAL_IO | VGA_RSRC_NORMAL_MEM;
1316}
1317
6a9ee8af
DA		 1318static void i915_switcheroo_set_state(struct pci_dev *pdev, enum vga_switcheroo_state state)
1319{
1320 struct drm_device *dev = pci_get_drvdata(pdev);
1321 pm_message_t pmm = { .event = PM_EVENT_SUSPEND };
1322 if (state == VGA_SWITCHEROO_ON) {
fbf81762 1323 printk(KERN_INFO "i915: switched on\n");
6a9ee8af
DA		 1324 /* i915 resume handler doesn't set to D0 */
1325 pci_set_power_state(dev->pdev, PCI_D0);
1326 i915_resume(dev);
fbf81762 1327 drm_kms_helper_poll_enable(dev);
6a9ee8af
DA		 1328 } else {
1329 printk(KERN_ERR "i915: switched off\n");
fbf81762 1330 drm_kms_helper_poll_disable(dev);
6a9ee8af
DA		 1331 i915_suspend(dev, pmm);
1332 }
1333}
1334
1335static bool i915_switcheroo_can_switch(struct pci_dev *pdev)
1336{
1337 struct drm_device *dev = pci_get_drvdata(pdev);
1338 bool can_switch;
1339
1340 spin_lock(&dev->count_lock);
1341 can_switch = (dev->open_count == 0);
1342 spin_unlock(&dev->count_lock);
1343 return can_switch;
1344}
1345
2a34f5e6 1346static int i915_load_modeset_init(struct drm_device *dev,
80824003 1347 unsigned long prealloc_start,
2a34f5e6
EA		 1348 unsigned long prealloc_size,
1349 unsigned long agp_size)
79e53945
JB		 1350{
1351 struct drm_i915_private *dev_priv = dev->dev_private;
79e53945
JB		 1352 int fb_bar = IS_I9XX(dev) ? 2 : 0;
1353 int ret = 0;
1354
1355 dev->mode_config.fb_base = drm_get_resource_start(dev, fb_bar) &
1356 0xff000000;
1357
79e53945
JB		 1358 /* Basic memrange allocator for stolen space (aka vram) */
1359 drm_mm_init(&dev_priv->vram, 0, prealloc_size);
80824003 1360 DRM_INFO("set up %ldM of stolen space\n", prealloc_size / (1024*1024));
79e53945 1361
11ed50ec
BG		 1362 /* We're off and running w/KMS */
1363 dev_priv->mm.suspended = 0;
79e53945 1364
13f4c435
EA		 1365 /* Let GEM Manage from end of prealloc space to end of aperture.
1366 *
1367 * However, leave one page at the end still bound to the scratch page.
1368 * There are a number of places where the hardware apparently
1369 * prefetches past the end of the object, and we've seen multiple
1370 * hangs with the GPU head pointer stuck in a batchbuffer bound
1371 * at the last page of the aperture. One page should be enough to
1372 * keep any prefetching inside of the aperture.
1373 */
1374 i915_gem_do_init(dev, prealloc_size, agp_size - 4096);
79e53945 1375
11ed50ec 1376 mutex_lock(&dev->struct_mutex);
79e53945 1377 ret = i915_gem_init_ringbuffer(dev);
11ed50ec 1378 mutex_unlock(&dev->struct_mutex);
79e53945 1379 if (ret)
b8da7de5 1380 goto out;
79e53945 1381
80824003 1382 /* Try to set up FBC with a reasonable compressed buffer size */
9216d44d 1383 if (I915_HAS_FBC(dev) && i915_powersave) {
80824003
JB		 1384 int cfb_size;
1385
1386 /* Try to get an 8M buffer... */
1387 if (prealloc_size > (9*1024*1024))
1388 cfb_size = 8*1024*1024;
1389 else /* fall back to 7/8 of the stolen space */
1390 cfb_size = prealloc_size * 7 / 8;
1391 i915_setup_compression(dev, cfb_size);
1392 }
1393
79e53945
JB		 1394 /* Allow hardware batchbuffers unless told otherwise.
1395 */
1396 dev_priv->allow_batchbuffer = 1;
1397
1398 ret = intel_init_bios(dev);
1399 if (ret)
1400 DRM_INFO("failed to find VBIOS tables\n");
1401
28d52043
DA		 1402 /* if we have > 1 VGA cards, then disable the radeon VGA resources */
1403 ret = vga_client_register(dev->pdev, dev, NULL, i915_vga_set_decode);
1404 if (ret)
5a79395b 1405 goto cleanup_ringbuffer;
28d52043 1406
6a9ee8af
DA		 1407 ret = vga_switcheroo_register_client(dev->pdev,
1408 i915_switcheroo_set_state,
1409 i915_switcheroo_can_switch);
1410 if (ret)
5a79395b 1411 goto cleanup_vga_client;
6a9ee8af 1412
b01f2c3a
JB		 1413 intel_modeset_init(dev);
1414
79e53945
JB		 1415 ret = drm_irq_install(dev);
1416 if (ret)
5a79395b 1417 goto cleanup_vga_switcheroo;
79e53945 1418
79e53945
JB		 1419 /* Always safe in the mode setting case. */
1420 /* FIXME: do pre/post-mode set stuff in core KMS code */
1421 dev->vblank_disable_allowed = 1;
1422
1423 /*
1424 * Initialize the hardware status page IRQ location.
1425 */
1426
1427 I915_WRITE(INSTPM, (1 << 5) | (1 << 21));
1428
5a79395b
CW		 1429 ret = intel_fbdev_init(dev);
1430 if (ret)
1431 goto cleanup_irq;
1432
eb1f8e4f 1433 drm_kms_helper_poll_init(dev);
79e53945
JB		 1434 return 0;
1435
5a79395b
CW		 1436cleanup_irq:
1437 drm_irq_uninstall(dev);
1438cleanup_vga_switcheroo:
1439 vga_switcheroo_unregister_client(dev->pdev);
1440cleanup_vga_client:
1441 vga_client_register(dev->pdev, NULL, NULL, NULL);
1442cleanup_ringbuffer:
21099537 1443 mutex_lock(&dev->struct_mutex);
79e53945 1444 i915_gem_cleanup_ringbuffer(dev);
21099537 1445 mutex_unlock(&dev->struct_mutex);
79e53945
JB		 1446out:
1447 return ret;
1448}
1449
7c1c2871
DA		 1450int i915_master_create(struct drm_device *dev, struct drm_master *master)
1451{
1452 struct drm_i915_master_private *master_priv;
1453
9a298b2a 1454 master_priv = kzalloc(sizeof(*master_priv), GFP_KERNEL);
7c1c2871
DA		 1455 if (!master_priv)
1456 return -ENOMEM;
1457
1458 master->driver_priv = master_priv;
1459 return 0;
1460}
1461
1462void i915_master_destroy(struct drm_device *dev, struct drm_master *master)
1463{
1464 struct drm_i915_master_private *master_priv = master->driver_priv;
1465
1466 if (!master_priv)
1467 return;
1468
9a298b2a 1469 kfree(master_priv);
7c1c2871
DA		 1470
1471 master->driver_priv = NULL;
1472}
1473
7648fa99 1474static void i915_pineview_get_mem_freq(struct drm_device *dev)
7662c8bd
SL		 1475{
1476 drm_i915_private_t *dev_priv = dev->dev_private;
1477 u32 tmp;
1478
7662c8bd
SL		 1479 tmp = I915_READ(CLKCFG);
1480
1481 switch (tmp & CLKCFG_FSB_MASK) {
1482 case CLKCFG_FSB_533:
1483 dev_priv->fsb_freq = 533; /* 133*4 */
1484 break;
1485 case CLKCFG_FSB_800:
1486 dev_priv->fsb_freq = 800; /* 200*4 */
1487 break;
1488 case CLKCFG_FSB_667:
1489 dev_priv->fsb_freq = 667; /* 167*4 */
1490 break;
1491 case CLKCFG_FSB_400:
1492 dev_priv->fsb_freq = 400; /* 100*4 */
1493 break;
1494 }
1495
1496 switch (tmp & CLKCFG_MEM_MASK) {
1497 case CLKCFG_MEM_533:
1498 dev_priv->mem_freq = 533;
1499 break;
1500 case CLKCFG_MEM_667:
1501 dev_priv->mem_freq = 667;
1502 break;
1503 case CLKCFG_MEM_800:
1504 dev_priv->mem_freq = 800;
1505 break;
1506 }
95534263
LP		 1507
1508 /* detect pineview DDR3 setting */
1509 tmp = I915_READ(CSHRDDR3CTL);
1510 dev_priv->is_ddr3 = (tmp & CSHRDDR3CTL_DDR3) ? 1 : 0;
7662c8bd
SL		 1511}
1512
7648fa99
JB		 1513static void i915_ironlake_get_mem_freq(struct drm_device *dev)
1514{
1515 drm_i915_private_t *dev_priv = dev->dev_private;
1516 u16 ddrpll, csipll;
1517
1518 ddrpll = I915_READ16(DDRMPLL1);
1519 csipll = I915_READ16(CSIPLL0);
1520
1521 switch (ddrpll & 0xff) {
1522 case 0xc:
1523 dev_priv->mem_freq = 800;
1524 break;
1525 case 0x10:
1526 dev_priv->mem_freq = 1066;
1527 break;
1528 case 0x14:
1529 dev_priv->mem_freq = 1333;
1530 break;
1531 case 0x18:
1532 dev_priv->mem_freq = 1600;
1533 break;
1534 default:
1535 DRM_DEBUG_DRIVER("unknown memory frequency 0x%02x\n",
1536 ddrpll & 0xff);
1537 dev_priv->mem_freq = 0;
1538 break;
1539 }
1540
1541 dev_priv->r_t = dev_priv->mem_freq;
1542
1543 switch (csipll & 0x3ff) {
1544 case 0x00c:
1545 dev_priv->fsb_freq = 3200;
1546 break;
1547 case 0x00e:
1548 dev_priv->fsb_freq = 3733;
1549 break;
1550 case 0x010:
1551 dev_priv->fsb_freq = 4266;
1552 break;
1553 case 0x012:
1554 dev_priv->fsb_freq = 4800;
1555 break;
1556 case 0x014:
1557 dev_priv->fsb_freq = 5333;
1558 break;
1559 case 0x016:
1560 dev_priv->fsb_freq = 5866;
1561 break;
1562 case 0x018:
1563 dev_priv->fsb_freq = 6400;
1564 break;
1565 default:
1566 DRM_DEBUG_DRIVER("unknown fsb frequency 0x%04x\n",
1567 csipll & 0x3ff);
1568 dev_priv->fsb_freq = 0;
1569 break;
1570 }
1571
1572 if (dev_priv->fsb_freq == 3200) {
1573 dev_priv->c_m = 0;
1574 } else if (dev_priv->fsb_freq > 3200 && dev_priv->fsb_freq <= 4800) {
1575 dev_priv->c_m = 1;
1576 } else {
1577 dev_priv->c_m = 2;
1578 }
1579}
1580
1581struct v_table {
1582 u8 vid;
1583 unsigned long vd; /* in .1 mil */
1584 unsigned long vm; /* in .1 mil */
1585 u8 pvid;
1586};
1587
1588static struct v_table v_table[] = {
1589 { 0, 16125, 15000, 0x7f, },
1590 { 1, 16000, 14875, 0x7e, },
1591 { 2, 15875, 14750, 0x7d, },
1592 { 3, 15750, 14625, 0x7c, },
1593 { 4, 15625, 14500, 0x7b, },
1594 { 5, 15500, 14375, 0x7a, },
1595 { 6, 15375, 14250, 0x79, },
1596 { 7, 15250, 14125, 0x78, },
1597 { 8, 15125, 14000, 0x77, },
1598 { 9, 15000, 13875, 0x76, },
1599 { 10, 14875, 13750, 0x75, },
1600 { 11, 14750, 13625, 0x74, },
1601 { 12, 14625, 13500, 0x73, },
1602 { 13, 14500, 13375, 0x72, },
1603 { 14, 14375, 13250, 0x71, },
1604 { 15, 14250, 13125, 0x70, },
1605 { 16, 14125, 13000, 0x6f, },
1606 { 17, 14000, 12875, 0x6e, },
1607 { 18, 13875, 12750, 0x6d, },
1608 { 19, 13750, 12625, 0x6c, },
1609 { 20, 13625, 12500, 0x6b, },
1610 { 21, 13500, 12375, 0x6a, },
1611 { 22, 13375, 12250, 0x69, },
1612 { 23, 13250, 12125, 0x68, },
1613 { 24, 13125, 12000, 0x67, },
1614 { 25, 13000, 11875, 0x66, },
1615 { 26, 12875, 11750, 0x65, },
1616 { 27, 12750, 11625, 0x64, },
1617 { 28, 12625, 11500, 0x63, },
1618 { 29, 12500, 11375, 0x62, },
1619 { 30, 12375, 11250, 0x61, },
1620 { 31, 12250, 11125, 0x60, },
1621 { 32, 12125, 11000, 0x5f, },
1622 { 33, 12000, 10875, 0x5e, },
1623 { 34, 11875, 10750, 0x5d, },
1624 { 35, 11750, 10625, 0x5c, },
1625 { 36, 11625, 10500, 0x5b, },
1626 { 37, 11500, 10375, 0x5a, },
1627 { 38, 11375, 10250, 0x59, },
1628 { 39, 11250, 10125, 0x58, },
1629 { 40, 11125, 10000, 0x57, },
1630 { 41, 11000, 9875, 0x56, },
1631 { 42, 10875, 9750, 0x55, },
1632 { 43, 10750, 9625, 0x54, },
1633 { 44, 10625, 9500, 0x53, },
1634 { 45, 10500, 9375, 0x52, },
1635 { 46, 10375, 9250, 0x51, },
1636 { 47, 10250, 9125, 0x50, },
1637 { 48, 10125, 9000, 0x4f, },
1638 { 49, 10000, 8875, 0x4e, },
1639 { 50, 9875, 8750, 0x4d, },
1640 { 51, 9750, 8625, 0x4c, },
1641 { 52, 9625, 8500, 0x4b, },
1642 { 53, 9500, 8375, 0x4a, },
1643 { 54, 9375, 8250, 0x49, },
1644 { 55, 9250, 8125, 0x48, },
1645 { 56, 9125, 8000, 0x47, },
1646 { 57, 9000, 7875, 0x46, },
1647 { 58, 8875, 7750, 0x45, },
1648 { 59, 8750, 7625, 0x44, },
1649 { 60, 8625, 7500, 0x43, },
1650 { 61, 8500, 7375, 0x42, },
1651 { 62, 8375, 7250, 0x41, },
1652 { 63, 8250, 7125, 0x40, },
1653 { 64, 8125, 7000, 0x3f, },
1654 { 65, 8000, 6875, 0x3e, },
1655 { 66, 7875, 6750, 0x3d, },
1656 { 67, 7750, 6625, 0x3c, },
1657 { 68, 7625, 6500, 0x3b, },
1658 { 69, 7500, 6375, 0x3a, },
1659 { 70, 7375, 6250, 0x39, },
1660 { 71, 7250, 6125, 0x38, },
1661 { 72, 7125, 6000, 0x37, },
1662 { 73, 7000, 5875, 0x36, },
1663 { 74, 6875, 5750, 0x35, },
1664 { 75, 6750, 5625, 0x34, },
1665 { 76, 6625, 5500, 0x33, },
1666 { 77, 6500, 5375, 0x32, },
1667 { 78, 6375, 5250, 0x31, },
1668 { 79, 6250, 5125, 0x30, },
1669 { 80, 6125, 5000, 0x2f, },
1670 { 81, 6000, 4875, 0x2e, },
1671 { 82, 5875, 4750, 0x2d, },
1672 { 83, 5750, 4625, 0x2c, },
1673 { 84, 5625, 4500, 0x2b, },
1674 { 85, 5500, 4375, 0x2a, },
1675 { 86, 5375, 4250, 0x29, },
1676 { 87, 5250, 4125, 0x28, },
1677 { 88, 5125, 4000, 0x27, },
1678 { 89, 5000, 3875, 0x26, },
1679 { 90, 4875, 3750, 0x25, },
1680 { 91, 4750, 3625, 0x24, },
1681 { 92, 4625, 3500, 0x23, },
1682 { 93, 4500, 3375, 0x22, },
1683 { 94, 4375, 3250, 0x21, },
1684 { 95, 4250, 3125, 0x20, },
1685 { 96, 4125, 3000, 0x1f, },
1686 { 97, 4125, 3000, 0x1e, },
1687 { 98, 4125, 3000, 0x1d, },
1688 { 99, 4125, 3000, 0x1c, },
1689 { 100, 4125, 3000, 0x1b, },
1690 { 101, 4125, 3000, 0x1a, },
1691 { 102, 4125, 3000, 0x19, },
1692 { 103, 4125, 3000, 0x18, },
1693 { 104, 4125, 3000, 0x17, },
1694 { 105, 4125, 3000, 0x16, },
1695 { 106, 4125, 3000, 0x15, },
1696 { 107, 4125, 3000, 0x14, },
1697 { 108, 4125, 3000, 0x13, },
1698 { 109, 4125, 3000, 0x12, },
1699 { 110, 4125, 3000, 0x11, },
1700 { 111, 4125, 3000, 0x10, },
1701 { 112, 4125, 3000, 0x0f, },
1702 { 113, 4125, 3000, 0x0e, },
1703 { 114, 4125, 3000, 0x0d, },
1704 { 115, 4125, 3000, 0x0c, },
1705 { 116, 4125, 3000, 0x0b, },
1706 { 117, 4125, 3000, 0x0a, },
1707 { 118, 4125, 3000, 0x09, },
1708 { 119, 4125, 3000, 0x08, },
1709 { 120, 1125, 0, 0x07, },
1710 { 121, 1000, 0, 0x06, },
1711 { 122, 875, 0, 0x05, },
1712 { 123, 750, 0, 0x04, },
1713 { 124, 625, 0, 0x03, },
1714 { 125, 500, 0, 0x02, },
1715 { 126, 375, 0, 0x01, },
1716 { 127, 0, 0, 0x00, },
1717};
1718
1719struct cparams {
1720 int i;
1721 int t;
1722 int m;
1723 int c;
1724};
1725
1726static struct cparams cparams[] = {
1727 { 1, 1333, 301, 28664 },
1728 { 1, 1066, 294, 24460 },
1729 { 1, 800, 294, 25192 },
1730 { 0, 1333, 276, 27605 },
1731 { 0, 1066, 276, 27605 },
1732 { 0, 800, 231, 23784 },
1733};
1734
1735unsigned long i915_chipset_val(struct drm_i915_private *dev_priv)
1736{
1737 u64 total_count, diff, ret;
1738 u32 count1, count2, count3, m = 0, c = 0;
1739 unsigned long now = jiffies_to_msecs(jiffies), diff1;
1740 int i;
1741
1742 diff1 = now - dev_priv->last_time1;
1743
1744 count1 = I915_READ(DMIEC);
1745 count2 = I915_READ(DDREC);
1746 count3 = I915_READ(CSIEC);
1747
1748 total_count = count1 + count2 + count3;
1749
1750 /* FIXME: handle per-counter overflow */
1751 if (total_count < dev_priv->last_count1) {
1752 diff = ~0UL - dev_priv->last_count1;
1753 diff += total_count;
1754 } else {
1755 diff = total_count - dev_priv->last_count1;
1756 }
1757
1758 for (i = 0; i < ARRAY_SIZE(cparams); i++) {
1759 if (cparams[i].i == dev_priv->c_m &&
1760 cparams[i].t == dev_priv->r_t) {
1761 m = cparams[i].m;
1762 c = cparams[i].c;
1763 break;
1764 }
1765 }
1766
1767 div_u64(diff, diff1);
1768 ret = ((m * diff) + c);
1769 div_u64(ret, 10);
1770
1771 dev_priv->last_count1 = total_count;
1772 dev_priv->last_time1 = now;
1773
1774 return ret;
1775}
1776
1777unsigned long i915_mch_val(struct drm_i915_private *dev_priv)
1778{
1779 unsigned long m, x, b;
1780 u32 tsfs;
1781
1782 tsfs = I915_READ(TSFS);
1783
1784 m = ((tsfs & TSFS_SLOPE_MASK) >> TSFS_SLOPE_SHIFT);
1785 x = I915_READ8(TR1);
1786
1787 b = tsfs & TSFS_INTR_MASK;
1788
1789 return ((m * x) / 127) - b;
1790}
1791
1792static unsigned long pvid_to_extvid(struct drm_i915_private *dev_priv, u8 pxvid)
1793{
1794 unsigned long val = 0;
1795 int i;
1796
1797 for (i = 0; i < ARRAY_SIZE(v_table); i++) {
1798 if (v_table[i].pvid == pxvid) {
1799 if (IS_MOBILE(dev_priv->dev))
1800 val = v_table[i].vm;
1801 else
1802 val = v_table[i].vd;
1803 }
1804 }
1805
1806 return val;
1807}
1808
1809void i915_update_gfx_val(struct drm_i915_private *dev_priv)
1810{
1811 struct timespec now, diff1;
1812 u64 diff;
1813 unsigned long diffms;
1814 u32 count;
1815
1816 getrawmonotonic(&now);
1817 diff1 = timespec_sub(now, dev_priv->last_time2);
1818
1819 /* Don't divide by 0 */
1820 diffms = diff1.tv_sec * 1000 + diff1.tv_nsec / 1000000;
1821 if (!diffms)
1822 return;
1823
1824 count = I915_READ(GFXEC);
1825
1826 if (count < dev_priv->last_count2) {
1827 diff = ~0UL - dev_priv->last_count2;
1828 diff += count;
1829 } else {
1830 diff = count - dev_priv->last_count2;
1831 }
1832
1833 dev_priv->last_count2 = count;
1834 dev_priv->last_time2 = now;
1835
1836 /* More magic constants... */
1837 diff = diff * 1181;
1838 div_u64(diff, diffms * 10);
1839 dev_priv->gfx_power = diff;
1840}
1841
1842unsigned long i915_gfx_val(struct drm_i915_private *dev_priv)
1843{
1844 unsigned long t, corr, state1, corr2, state2;
1845 u32 pxvid, ext_v;
1846
1847 pxvid = I915_READ(PXVFREQ_BASE + (dev_priv->cur_delay * 4));
1848 pxvid = (pxvid >> 24) & 0x7f;
1849 ext_v = pvid_to_extvid(dev_priv, pxvid);
1850
1851 state1 = ext_v;
1852
1853 t = i915_mch_val(dev_priv);
1854
1855 /* Revel in the empirically derived constants */
1856
1857 /* Correction factor in 1/100000 units */
1858 if (t > 80)
1859 corr = ((t * 2349) + 135940);
1860 else if (t >= 50)
1861 corr = ((t * 964) + 29317);
1862 else /* < 50 */
1863 corr = ((t * 301) + 1004);
1864
1865 corr = corr * ((150142 * state1) / 10000 - 78642);
1866 corr /= 100000;
1867 corr2 = (corr * dev_priv->corr);
1868
1869 state2 = (corr2 * state1) / 10000;
1870 state2 /= 100; /* convert to mW */
1871
1872 i915_update_gfx_val(dev_priv);
1873
1874 return dev_priv->gfx_power + state2;
1875}
1876
1877/* Global for IPS driver to get at the current i915 device */
1878static struct drm_i915_private *i915_mch_dev;
1879/*
1880 * Lock protecting IPS related data structures
1881 * - i915_mch_dev
1882 * - dev_priv->max_delay
1883 * - dev_priv->min_delay
1884 * - dev_priv->fmax
1885 * - dev_priv->gpu_busy
1886 */
1887DEFINE_SPINLOCK(mchdev_lock);
1888
1889/**
1890 * i915_read_mch_val - return value for IPS use
1891 *
1892 * Calculate and return a value for the IPS driver to use when deciding whether
1893 * we have thermal and power headroom to increase CPU or GPU power budget.
1894 */
1895unsigned long i915_read_mch_val(void)
1896{
1897 struct drm_i915_private *dev_priv;
1898 unsigned long chipset_val, graphics_val, ret = 0;
1899
1900 spin_lock(&mchdev_lock);
1901 if (!i915_mch_dev)
1902 goto out_unlock;
1903 dev_priv = i915_mch_dev;
1904
1905 chipset_val = i915_chipset_val(dev_priv);
1906 graphics_val = i915_gfx_val(dev_priv);
1907
1908 ret = chipset_val + graphics_val;
1909
1910out_unlock:
1911 spin_unlock(&mchdev_lock);
1912
1913 return ret;
1914}
1915EXPORT_SYMBOL_GPL(i915_read_mch_val);
1916
1917/**
1918 * i915_gpu_raise - raise GPU frequency limit
1919 *
1920 * Raise the limit; IPS indicates we have thermal headroom.
1921 */
1922bool i915_gpu_raise(void)
1923{
1924 struct drm_i915_private *dev_priv;
1925 bool ret = true;
1926
1927 spin_lock(&mchdev_lock);
1928 if (!i915_mch_dev) {
1929 ret = false;
1930 goto out_unlock;
1931 }
1932 dev_priv = i915_mch_dev;
1933
1934 if (dev_priv->max_delay > dev_priv->fmax)
1935 dev_priv->max_delay--;
1936
1937out_unlock:
1938 spin_unlock(&mchdev_lock);
1939
1940 return ret;
1941}
1942EXPORT_SYMBOL_GPL(i915_gpu_raise);
1943
1944/**
1945 * i915_gpu_lower - lower GPU frequency limit
1946 *
1947 * IPS indicates we're close to a thermal limit, so throttle back the GPU
1948 * frequency maximum.
1949 */
1950bool i915_gpu_lower(void)
1951{
1952 struct drm_i915_private *dev_priv;
1953 bool ret = true;
1954
1955 spin_lock(&mchdev_lock);
1956 if (!i915_mch_dev) {
1957 ret = false;
1958 goto out_unlock;
1959 }
1960 dev_priv = i915_mch_dev;
1961
1962 if (dev_priv->max_delay < dev_priv->min_delay)
1963 dev_priv->max_delay++;
1964
1965out_unlock:
1966 spin_unlock(&mchdev_lock);
1967
1968 return ret;
1969}
1970EXPORT_SYMBOL_GPL(i915_gpu_lower);
1971
1972/**
1973 * i915_gpu_busy - indicate GPU business to IPS
1974 *
1975 * Tell the IPS driver whether or not the GPU is busy.
1976 */
1977bool i915_gpu_busy(void)
1978{
1979 struct drm_i915_private *dev_priv;
1980 bool ret = false;
1981
1982 spin_lock(&mchdev_lock);
1983 if (!i915_mch_dev)
1984 goto out_unlock;
1985 dev_priv = i915_mch_dev;
1986
1987 ret = dev_priv->busy;
1988
1989out_unlock:
1990 spin_unlock(&mchdev_lock);
1991
1992 return ret;
1993}
1994EXPORT_SYMBOL_GPL(i915_gpu_busy);
1995
1996/**
1997 * i915_gpu_turbo_disable - disable graphics turbo
1998 *
1999 * Disable graphics turbo by resetting the max frequency and setting the
2000 * current frequency to the default.
2001 */
2002bool i915_gpu_turbo_disable(void)
2003{
2004 struct drm_i915_private *dev_priv;
2005 bool ret = true;
2006
2007 spin_lock(&mchdev_lock);
2008 if (!i915_mch_dev) {
2009 ret = false;
2010 goto out_unlock;
2011 }
2012 dev_priv = i915_mch_dev;
2013
2014 dev_priv->max_delay = dev_priv->fstart;
2015
2016 if (!ironlake_set_drps(dev_priv->dev, dev_priv->fstart))
2017 ret = false;
2018
2019out_unlock:
2020 spin_unlock(&mchdev_lock);
2021
2022 return ret;
2023}
2024EXPORT_SYMBOL_GPL(i915_gpu_turbo_disable);
2025
79e53945
JB		 2026/**
2027 * i915_driver_load - setup chip and create an initial config
2028 * @dev: DRM device
2029 * @flags: startup flags
2030 *
2031 * The driver load routine has to do several things:
2032 * - drive output discovery via intel_modeset_init()
2033 * - initialize the memory manager
2034 * - allocate initial config memory
2035 * - setup the DRM framebuffer with the allocated memory
2036 */
84b1fd10 2037int i915_driver_load(struct drm_device *dev, unsigned long flags)
22eae947 2038{
ea059a1e 2039 struct drm_i915_private *dev_priv;
d883f7f1 2040 resource_size_t base, size;
cfdf1fa2 2041 int ret = 0, mmio_bar;
80824003 2042 uint32_t agp_size, prealloc_size, prealloc_start;
22eae947
DA		 2043 /* i915 has 4 more counters */
2044 dev->counters += 4;
2045 dev->types[6] = _DRM_STAT_IRQ;
2046 dev->types[7] = _DRM_STAT_PRIMARY;
2047 dev->types[8] = _DRM_STAT_SECONDARY;
2048 dev->types[9] = _DRM_STAT_DMA;
2049
9a298b2a 2050 dev_priv = kzalloc(sizeof(drm_i915_private_t), GFP_KERNEL);
ba8bbcf6
JB		 2051 if (dev_priv == NULL)
2052 return -ENOMEM;
2053
ba8bbcf6 2054 dev->dev_private = (void *)dev_priv;
673a394b 2055 dev_priv->dev = dev;
cfdf1fa2 2056 dev_priv->info = (struct intel_device_info *) flags;
ba8bbcf6
JB		 2057
2058 /* Add register map (needed for suspend/resume) */
cfdf1fa2 2059 mmio_bar = IS_I9XX(dev) ? 0 : 1;
ba8bbcf6
JB		 2060 base = drm_get_resource_start(dev, mmio_bar);
2061 size = drm_get_resource_len(dev, mmio_bar);
2062
ec2a4c3f
DA		 2063 if (i915_get_bridge_dev(dev)) {
2064 ret = -EIO;
2065 goto free_priv;
2066 }
2067
3043c60c 2068 dev_priv->regs = ioremap(base, size);
79e53945
JB		 2069 if (!dev_priv->regs) {
2070 DRM_ERROR("failed to map registers\n");
2071 ret = -EIO;
ec2a4c3f 2072 goto put_bridge;
79e53945 2073 }
ed4cb414 2074
ab657db1
EA		 2075 dev_priv->mm.gtt_mapping =
2076 io_mapping_create_wc(dev->agp->base,
2077 dev->agp->agp_info.aper_size * 1024*1024);
6644107d
VP		 2078 if (dev_priv->mm.gtt_mapping == NULL) {
2079 ret = -EIO;
2080 goto out_rmmap;
2081 }
2082
ab657db1
EA		 2083 /* Set up a WC MTRR for non-PAT systems. This is more common than
2084 * one would think, because the kernel disables PAT on first
2085 * generation Core chips because WC PAT gets overridden by a UC
2086 * MTRR if present. Even if a UC MTRR isn't present.
2087 */
2088 dev_priv->mm.gtt_mtrr = mtrr_add(dev->agp->base,
2089 dev->agp->agp_info.aper_size *
2090 1024 * 1024,
2091 MTRR_TYPE_WRCOMB, 1);
2092 if (dev_priv->mm.gtt_mtrr < 0) {
040aefa2 2093 DRM_INFO("MTRR allocation failed. Graphics "
ab657db1
EA		 2094 "performance may suffer.\n");
2095 }
2096
80824003 2097 ret = i915_probe_agp(dev, &agp_size, &prealloc_size, &prealloc_start);
2a34f5e6
EA		 2098 if (ret)
2099 goto out_iomapfree;
2100
aed5f1dc 2101 dev_priv->wq = create_singlethread_workqueue("i915");
9c9fe1f8
EA		 2102 if (dev_priv->wq == NULL) {
2103 DRM_ERROR("Failed to create our workqueue.\n");
2104 ret = -ENOMEM;
2105 goto out_iomapfree;
2106 }
2107
ac5c4e76
DA		 2108 /* enable GEM by default */
2109 dev_priv->has_gem = 1;
ac5c4e76 2110
2a34f5e6
EA		 2111 if (prealloc_size > agp_size * 3 / 4) {
2112 DRM_ERROR("Detected broken video BIOS with %d/%dkB of video "
2113 "memory stolen.\n",
2114 prealloc_size / 1024, agp_size / 1024);
2115 DRM_ERROR("Disabling GEM. (try reducing stolen memory or "
2116 "updating the BIOS to fix).\n");
2117 dev_priv->has_gem = 0;
2118 }
2119
79a78dd6
CW		 2120 if (dev_priv->has_gem == 0 &&
2121 drm_core_check_feature(dev, DRIVER_MODESET)) {
2122 DRM_ERROR("kernel modesetting requires GEM, disabling driver.\n");
2123 ret = -ENODEV;
2124 goto out_iomapfree;
2125 }
2126
9880b7a5 2127 dev->driver->get_vblank_counter = i915_get_vblank_counter;
42c2798b 2128 dev->max_vblank_count = 0xffffff; /* only 24 bits of frame count */
bad720ff 2129 if (IS_G4X(dev) || IS_IRONLAKE(dev) || IS_GEN6(dev)) {
42c2798b 2130 dev->max_vblank_count = 0xffffffff; /* full 32 bit counter */
9880b7a5 2131 dev->driver->get_vblank_counter = gm45_get_vblank_counter;
42c2798b 2132 }
9880b7a5 2133
c4804411
ZW		 2134 /* Try to make sure MCHBAR is enabled before poking at it */
2135 intel_setup_mchbar(dev);
2136
673a394b
EA		 2137 i915_gem_load(dev);
2138
398c9cb2
KP		 2139 /* Init HWS */
2140 if (!I915_NEED_GFX_HWS(dev)) {
2141 ret = i915_init_phys_hws(dev);
2142 if (ret != 0)
9c9fe1f8 2143 goto out_workqueue_free;
398c9cb2 2144 }
ed4cb414 2145
7648fa99
JB		 2146 if (IS_PINEVIEW(dev))
2147 i915_pineview_get_mem_freq(dev);
2148 else if (IS_IRONLAKE(dev))
2149 i915_ironlake_get_mem_freq(dev);
7662c8bd 2150
ed4cb414
EA		 2151 /* On the 945G/GM, the chipset reports the MSI capability on the
2152 * integrated graphics even though the support isn't actually there
2153 * according to the published specs. It doesn't appear to function
2154 * correctly in testing on 945G.
2155 * This may be a side effect of MSI having been made available for PEG
2156 * and the registers being closely associated.
d1ed629f
KP		 2157 *
2158 * According to chipset errata, on the 965GM, MSI interrupts may
b60678a7
KP		 2159 * be lost or delayed, but we use them anyways to avoid
2160 * stuck interrupts on some machines.
ed4cb414 2161 */
b60678a7 2162 if (!IS_I945G(dev) && !IS_I945GM(dev))
d3e74d02 2163 pci_enable_msi(dev->pdev);
ed4cb414
EA		 2164
2165 spin_lock_init(&dev_priv->user_irq_lock);
63eeaf38 2166 spin_lock_init(&dev_priv->error_lock);
9d34e5db 2167 dev_priv->trace_irq_seqno = 0;
ed4cb414 2168
52440211
KP		 2169 ret = drm_vblank_init(dev, I915_NUM_PIPE);
2170
2171 if (ret) {
2172 (void) i915_driver_unload(dev);
2173 return ret;
2174 }
2175
11ed50ec
BG		 2176 /* Start out suspended */
2177 dev_priv->mm.suspended = 1;
2178
3bad0781
ZW		 2179 intel_detect_pch(dev);
2180
79e53945 2181 if (drm_core_check_feature(dev, DRIVER_MODESET)) {
80824003
JB		 2182 ret = i915_load_modeset_init(dev, prealloc_start,
2183 prealloc_size, agp_size);
79e53945
JB		 2184 if (ret < 0) {
2185 DRM_ERROR("failed to init modeset\n");
9c9fe1f8 2186 goto out_workqueue_free;
79e53945
JB		 2187 }
2188 }
2189
74a365b3 2190 /* Must be done after probing outputs */
01c66889 2191 intel_opregion_init(dev, 0);
74a365b3 2192
f65d9421
BG		 2193 setup_timer(&dev_priv->hangcheck_timer, i915_hangcheck_elapsed,
2194 (unsigned long) dev);
7648fa99
JB		 2195
2196 spin_lock(&mchdev_lock);
2197 i915_mch_dev = dev_priv;
2198 dev_priv->mchdev_lock = &mchdev_lock;
2199 spin_unlock(&mchdev_lock);
2200
79e53945
JB		 2201 return 0;
2202
9c9fe1f8
EA		 2203out_workqueue_free:
2204 destroy_workqueue(dev_priv->wq);
6644107d
VP		 2205out_iomapfree:
2206 io_mapping_free(dev_priv->mm.gtt_mapping);
79e53945
JB		 2207out_rmmap:
2208 iounmap(dev_priv->regs);
ec2a4c3f
DA		 2209put_bridge:
2210 pci_dev_put(dev_priv->bridge_dev);
79e53945 2211free_priv:
9a298b2a 2212 kfree(dev_priv);
ba8bbcf6
JB		 2213 return ret;
2214}
2215
2216int i915_driver_unload(struct drm_device *dev)
2217{
2218 struct drm_i915_private *dev_priv = dev->dev_private;
2219
9df30794
CW		 2220 i915_destroy_error_state(dev);
2221
7648fa99
JB		 2222 spin_lock(&mchdev_lock);
2223 i915_mch_dev = NULL;
2224 spin_unlock(&mchdev_lock);
2225
9c9fe1f8 2226 destroy_workqueue(dev_priv->wq);
f65d9421 2227 del_timer_sync(&dev_priv->hangcheck_timer);
9c9fe1f8 2228
ab657db1
EA		 2229 io_mapping_free(dev_priv->mm.gtt_mapping);
2230 if (dev_priv->mm.gtt_mtrr >= 0) {
2231 mtrr_del(dev_priv->mm.gtt_mtrr, dev->agp->base,
2232 dev->agp->agp_info.aper_size * 1024 * 1024);
2233 dev_priv->mm.gtt_mtrr = -1;
2234 }
2235
79e53945 2236 if (drm_core_check_feature(dev, DRIVER_MODESET)) {
3d8620cc
JB		 2237 intel_modeset_cleanup(dev);
2238
6363ee6f
ZY		 2239 /*
2240 * free the memory space allocated for the child device
2241 * config parsed from VBT
2242 */
2243 if (dev_priv->child_dev && dev_priv->child_dev_num) {
2244 kfree(dev_priv->child_dev);
2245 dev_priv->child_dev = NULL;
2246 dev_priv->child_dev_num = 0;
2247 }
79e53945 2248 drm_irq_uninstall(dev);
6a9ee8af 2249 vga_switcheroo_unregister_client(dev->pdev);
28d52043 2250 vga_client_register(dev->pdev, NULL, NULL, NULL);
79e53945
JB		 2251 }
2252
ed4cb414
EA		 2253 if (dev->pdev->msi_enabled)
2254 pci_disable_msi(dev->pdev);
2255
3043c60c
EA		 2256 if (dev_priv->regs != NULL)
2257 iounmap(dev_priv->regs);
ba8bbcf6 2258
01c66889 2259 intel_opregion_free(dev, 0);
8ee1c3db 2260
79e53945 2261 if (drm_core_check_feature(dev, DRIVER_MODESET)) {
71acb5eb
DA		 2262 i915_gem_free_all_phys_object(dev);
2263
79e53945
JB		 2264 mutex_lock(&dev->struct_mutex);
2265 i915_gem_cleanup_ringbuffer(dev);
2266 mutex_unlock(&dev->struct_mutex);
20bf377e
JB		 2267 if (I915_HAS_FBC(dev) && i915_powersave)
2268 i915_cleanup_compression(dev);
79e53945
JB		 2269 drm_mm_takedown(&dev_priv->vram);
2270 i915_gem_lastclose(dev);
02e792fb
DV		 2271
2272 intel_cleanup_overlay(dev);
79e53945
JB		 2273 }
2274
c4804411
ZW		 2275 intel_teardown_mchbar(dev);
2276
ec2a4c3f 2277 pci_dev_put(dev_priv->bridge_dev);
9a298b2a 2278 kfree(dev->dev_private);
ba8bbcf6 2279
22eae947
DA		 2280 return 0;
2281}
2282
673a394b
EA		 2283int i915_driver_open(struct drm_device *dev, struct drm_file *file_priv)
2284{
2285 struct drm_i915_file_private *i915_file_priv;
2286
8a4c47f3 2287 DRM_DEBUG_DRIVER("\n");
673a394b 2288 i915_file_priv = (struct drm_i915_file_private *)
9a298b2a 2289 kmalloc(sizeof(*i915_file_priv), GFP_KERNEL);
673a394b
EA		 2290
2291 if (!i915_file_priv)
2292 return -ENOMEM;
2293
2294 file_priv->driver_priv = i915_file_priv;
2295
b962442e 2296 INIT_LIST_HEAD(&i915_file_priv->mm.request_list);
673a394b
EA		 2297
2298 return 0;
2299}
2300
79e53945
JB		 2301/**
2302 * i915_driver_lastclose - clean up after all DRM clients have exited
2303 * @dev: DRM device
2304 *
2305 * Take care of cleaning up after all DRM clients have exited. In the
2306 * mode setting case, we want to restore the kernel's initial mode (just
2307 * in case the last client left us in a bad state).
2308 *
2309 * Additionally, in the non-mode setting case, we'll tear down the AGP
2310 * and DMA structures, since the kernel won't be using them, and clea
2311 * up any GEM state.
2312 */
84b1fd10 2313void i915_driver_lastclose(struct drm_device * dev)
1da177e4 2314{
ba8bbcf6
JB		 2315 drm_i915_private_t *dev_priv = dev->dev_private;
2316
79e53945 2317 if (!dev_priv || drm_core_check_feature(dev, DRIVER_MODESET)) {
785b93ef 2318 drm_fb_helper_restore();
6a9ee8af 2319 vga_switcheroo_process_delayed_switch();
144a75fa 2320 return;
79e53945 2321 }
144a75fa 2322
673a394b
EA		 2323 i915_gem_lastclose(dev);
2324
ba8bbcf6 2325 if (dev_priv->agp_heap)
b5e89ed5 2326 i915_mem_takedown(&(dev_priv->agp_heap));
ba8bbcf6 2327
b5e89ed5 2328 i915_dma_cleanup(dev);
1da177e4
LT		 2329}
2330
6c340eac 2331void i915_driver_preclose(struct drm_device * dev, struct drm_file *file_priv)
1da177e4 2332{
ba8bbcf6 2333 drm_i915_private_t *dev_priv = dev->dev_private;
b962442e 2334 i915_gem_release(dev, file_priv);
79e53945
JB		 2335 if (!drm_core_check_feature(dev, DRIVER_MODESET))
2336 i915_mem_release(dev, file_priv, dev_priv->agp_heap);
1da177e4
LT		 2337}
2338
673a394b
EA		 2339void i915_driver_postclose(struct drm_device *dev, struct drm_file *file_priv)
2340{
2341 struct drm_i915_file_private *i915_file_priv = file_priv->driver_priv;
2342
9a298b2a 2343 kfree(i915_file_priv);
673a394b
EA		 2344}
2345
c153f45f
EA		 2346struct drm_ioctl_desc i915_ioctls[] = {
2347 DRM_IOCTL_DEF(DRM_I915_INIT, i915_dma_init, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
2348 DRM_IOCTL_DEF(DRM_I915_FLUSH, i915_flush_ioctl, DRM_AUTH),
2349 DRM_IOCTL_DEF(DRM_I915_FLIP, i915_flip_bufs, DRM_AUTH),
2350 DRM_IOCTL_DEF(DRM_I915_BATCHBUFFER, i915_batchbuffer, DRM_AUTH),
2351 DRM_IOCTL_DEF(DRM_I915_IRQ_EMIT, i915_irq_emit, DRM_AUTH),
2352 DRM_IOCTL_DEF(DRM_I915_IRQ_WAIT, i915_irq_wait, DRM_AUTH),
2353 DRM_IOCTL_DEF(DRM_I915_GETPARAM, i915_getparam, DRM_AUTH),
2354 DRM_IOCTL_DEF(DRM_I915_SETPARAM, i915_setparam, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
2355 DRM_IOCTL_DEF(DRM_I915_ALLOC, i915_mem_alloc, DRM_AUTH),
2356 DRM_IOCTL_DEF(DRM_I915_FREE, i915_mem_free, DRM_AUTH),
2357 DRM_IOCTL_DEF(DRM_I915_INIT_HEAP, i915_mem_init_heap, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
2358 DRM_IOCTL_DEF(DRM_I915_CMDBUFFER, i915_cmdbuffer, DRM_AUTH),
2359 DRM_IOCTL_DEF(DRM_I915_DESTROY_HEAP, i915_mem_destroy_heap, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY ),
2360 DRM_IOCTL_DEF(DRM_I915_SET_VBLANK_PIPE, i915_vblank_pipe_set, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY ),
2361 DRM_IOCTL_DEF(DRM_I915_GET_VBLANK_PIPE, i915_vblank_pipe_get, DRM_AUTH ),
2362 DRM_IOCTL_DEF(DRM_I915_VBLANK_SWAP, i915_vblank_swap, DRM_AUTH),
4b408939 2363 DRM_IOCTL_DEF(DRM_I915_HWS_ADDR, i915_set_status_page, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY),
f05dd2f0
EA		 2364 DRM_IOCTL_DEF(DRM_I915_GEM_INIT, i915_gem_init_ioctl, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY|DRM_UNLOCKED),
2365 DRM_IOCTL_DEF(DRM_I915_GEM_EXECBUFFER, i915_gem_execbuffer, DRM_AUTH|DRM_UNLOCKED),
2366 DRM_IOCTL_DEF(DRM_I915_GEM_EXECBUFFER2, i915_gem_execbuffer2, DRM_AUTH|DRM_UNLOCKED),
2367 DRM_IOCTL_DEF(DRM_I915_GEM_PIN, i915_gem_pin_ioctl, DRM_AUTH|DRM_ROOT_ONLY|DRM_UNLOCKED),
2368 DRM_IOCTL_DEF(DRM_I915_GEM_UNPIN, i915_gem_unpin_ioctl, DRM_AUTH|DRM_ROOT_ONLY|DRM_UNLOCKED),
2369 DRM_IOCTL_DEF(DRM_I915_GEM_BUSY, i915_gem_busy_ioctl, DRM_AUTH|DRM_UNLOCKED),
2370 DRM_IOCTL_DEF(DRM_I915_GEM_THROTTLE, i915_gem_throttle_ioctl, DRM_AUTH|DRM_UNLOCKED),
2371 DRM_IOCTL_DEF(DRM_I915_GEM_ENTERVT, i915_gem_entervt_ioctl, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY|DRM_UNLOCKED),
2372 DRM_IOCTL_DEF(DRM_I915_GEM_LEAVEVT, i915_gem_leavevt_ioctl, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY|DRM_UNLOCKED),
2373 DRM_IOCTL_DEF(DRM_I915_GEM_CREATE, i915_gem_create_ioctl, DRM_UNLOCKED),
2374 DRM_IOCTL_DEF(DRM_I915_GEM_PREAD, i915_gem_pread_ioctl, DRM_UNLOCKED),
2375 DRM_IOCTL_DEF(DRM_I915_GEM_PWRITE, i915_gem_pwrite_ioctl, DRM_UNLOCKED),
2376 DRM_IOCTL_DEF(DRM_I915_GEM_MMAP, i915_gem_mmap_ioctl, DRM_UNLOCKED),
2377 DRM_IOCTL_DEF(DRM_I915_GEM_MMAP_GTT, i915_gem_mmap_gtt_ioctl, DRM_UNLOCKED),
2378 DRM_IOCTL_DEF(DRM_I915_GEM_SET_DOMAIN, i915_gem_set_domain_ioctl, DRM_UNLOCKED),
2379 DRM_IOCTL_DEF(DRM_I915_GEM_SW_FINISH, i915_gem_sw_finish_ioctl, DRM_UNLOCKED),
2380 DRM_IOCTL_DEF(DRM_I915_GEM_SET_TILING, i915_gem_set_tiling, DRM_UNLOCKED),
2381 DRM_IOCTL_DEF(DRM_I915_GEM_GET_TILING, i915_gem_get_tiling, DRM_UNLOCKED),
2382 DRM_IOCTL_DEF(DRM_I915_GEM_GET_APERTURE, i915_gem_get_aperture_ioctl, DRM_UNLOCKED),
2383 DRM_IOCTL_DEF(DRM_I915_GET_PIPE_FROM_CRTC_ID, intel_get_pipe_from_crtc_id, DRM_UNLOCKED),
2384 DRM_IOCTL_DEF(DRM_I915_GEM_MADVISE, i915_gem_madvise_ioctl, DRM_UNLOCKED),
2385 DRM_IOCTL_DEF(DRM_I915_OVERLAY_PUT_IMAGE, intel_overlay_put_image, DRM_MASTER|DRM_CONTROL_ALLOW|DRM_UNLOCKED),
2386 DRM_IOCTL_DEF(DRM_I915_OVERLAY_ATTRS, intel_overlay_attrs, DRM_MASTER|DRM_CONTROL_ALLOW|DRM_UNLOCKED),
c94f7029
DA		 2387};
2388
2389int i915_max_ioctl = DRM_ARRAY_SIZE(i915_ioctls);
cda17380
DA		 2390
2391/**
2392 * Determine if the device really is AGP or not.
2393 *
2394 * All Intel graphics chipsets are treated as AGP, even if they are really
2395 * PCI-e.
2396 *
2397 * \param dev The device to be tested.
2398 *
2399 * \returns
2400 * A value of 1 is always retured to indictate every i9x5 is AGP.
2401 */
84b1fd10 2402int i915_driver_device_is_agp(struct drm_device * dev)
cda17380
DA		 2403{
2404 return 1;
2405}
Clone of davem's net-next-2.6 tree