]>
Commit | Line | Data |
---|---|---|
1965aae3 PA |
1 | #ifndef _ASM_X86_PCI_H |
2 | #define _ASM_X86_PCI_H | |
f3e6f164 GKH |
3 | |
4 | #include <linux/mm.h> /* for struct page */ | |
5 | #include <linux/types.h> | |
6 | #include <linux/slab.h> | |
7 | #include <linux/string.h> | |
8 | #include <asm/scatterlist.h> | |
9 | #include <asm/io.h> | |
10 | ||
f3e6f164 GKH |
11 | #ifdef __KERNEL__ |
12 | ||
13 | struct pci_sysdata { | |
14 | int domain; /* PCI domain */ | |
15 | int node; /* NUMA node */ | |
16 | #ifdef CONFIG_X86_64 | |
69bdb7bc | 17 | void *iommu; /* IOMMU private data */ |
f3e6f164 GKH |
18 | #endif |
19 | }; | |
20 | ||
07156509 | 21 | extern int pci_routeirq; |
a9322f64 | 22 | extern int noioapicquirk; |
41b9eb26 | 23 | extern int noioapicreroute; |
07156509 | 24 | |
f3e6f164 | 25 | /* scan a bus after allocating a pci_sysdata for it */ |
871d5f8d YL |
26 | extern struct pci_bus *pci_scan_bus_on_node(int busno, struct pci_ops *ops, |
27 | int node); | |
f3e6f164 GKH |
28 | extern struct pci_bus *pci_scan_bus_with_sysdata(int busno); |
29 | ||
30 | static inline int pci_domain_nr(struct pci_bus *bus) | |
31 | { | |
32 | struct pci_sysdata *sd = bus->sysdata; | |
33 | return sd->domain; | |
34 | } | |
35 | ||
36 | static inline int pci_proc_domain(struct pci_bus *bus) | |
37 | { | |
38 | return pci_domain_nr(bus); | |
39 | } | |
40 | ||
41 | ||
42 | /* Can be used to override the logic in pci_scan_bus for skipping | |
43 | already-configured bus numbers - to be used for buggy BIOSes | |
44 | or architectures with incomplete PCI setup by the loader */ | |
45 | ||
46 | #ifdef CONFIG_PCI | |
47 | extern unsigned int pcibios_assign_all_busses(void); | |
48 | #else | |
49 | #define pcibios_assign_all_busses() 0 | |
50 | #endif | |
f3e6f164 GKH |
51 | |
52 | extern unsigned long pci_mem_start; | |
53 | #define PCIBIOS_MIN_IO 0x1000 | |
54 | #define PCIBIOS_MIN_MEM (pci_mem_start) | |
55 | ||
56 | #define PCIBIOS_MIN_CARDBUS_IO 0x4000 | |
57 | ||
58 | void pcibios_config_init(void); | |
69bdb7bc | 59 | struct pci_bus *pcibios_scan_root(int bus); |
f3e6f164 GKH |
60 | |
61 | void pcibios_set_master(struct pci_dev *dev); | |
62 | void pcibios_penalize_isa_irq(int irq, int active); | |
63 | struct irq_routing_table *pcibios_get_irq_routing_table(void); | |
64 | int pcibios_set_irq_routing(struct pci_dev *dev, int pin, int irq); | |
65 | ||
66 | ||
67 | #define HAVE_PCI_MMAP | |
68 | extern int pci_mmap_page_range(struct pci_dev *dev, struct vm_area_struct *vma, | |
69bdb7bc JP |
69 | enum pci_mmap_state mmap_state, |
70 | int write_combine); | |
f3e6f164 GKH |
71 | |
72 | ||
73 | #ifdef CONFIG_PCI | |
376ff035 | 74 | extern void early_quirks(void); |
f3e6f164 GKH |
75 | static inline void pci_dma_burst_advice(struct pci_dev *pdev, |
76 | enum pci_dma_burst_strategy *strat, | |
77 | unsigned long *strategy_parameter) | |
78 | { | |
79 | *strat = PCI_DMA_BURST_INFINITY; | |
80 | *strategy_parameter = ~0UL; | |
81 | } | |
376ff035 TG |
82 | #else |
83 | static inline void early_quirks(void) { } | |
f3e6f164 GKH |
84 | #endif |
85 | ||
cfb80c9e JF |
86 | extern void pci_iommu_alloc(void); |
87 | ||
11df1f05 ME |
88 | /* MSI arch hook */ |
89 | #define arch_setup_msi_irqs arch_setup_msi_irqs | |
90 | ||
67796bf7 JR |
91 | #define PCI_DMA_BUS_IS_PHYS (dma_ops->is_phys) |
92 | ||
788d84bb | 93 | #if defined(CONFIG_X86_64) || defined(CONFIG_DMAR) || defined(CONFIG_DMA_API_DEBUG) |
67796bf7 JR |
94 | |
95 | #define DECLARE_PCI_UNMAP_ADDR(ADDR_NAME) \ | |
96 | dma_addr_t ADDR_NAME; | |
97 | #define DECLARE_PCI_UNMAP_LEN(LEN_NAME) \ | |
98 | __u32 LEN_NAME; | |
99 | #define pci_unmap_addr(PTR, ADDR_NAME) \ | |
100 | ((PTR)->ADDR_NAME) | |
101 | #define pci_unmap_addr_set(PTR, ADDR_NAME, VAL) \ | |
102 | (((PTR)->ADDR_NAME) = (VAL)) | |
103 | #define pci_unmap_len(PTR, LEN_NAME) \ | |
104 | ((PTR)->LEN_NAME) | |
105 | #define pci_unmap_len_set(PTR, LEN_NAME, VAL) \ | |
106 | (((PTR)->LEN_NAME) = (VAL)) | |
f3e6f164 | 107 | |
96a388de | 108 | #else |
67796bf7 JR |
109 | |
110 | #define DECLARE_PCI_UNMAP_ADDR(ADDR_NAME) dma_addr_t ADDR_NAME[0]; | |
111 | #define DECLARE_PCI_UNMAP_LEN(LEN_NAME) unsigned LEN_NAME[0]; | |
112 | #define pci_unmap_addr(PTR, ADDR_NAME) sizeof((PTR)->ADDR_NAME) | |
113 | #define pci_unmap_addr_set(PTR, ADDR_NAME, VAL) \ | |
114 | do { break; } while (pci_unmap_addr(PTR, ADDR_NAME)) | |
115 | #define pci_unmap_len(PTR, LEN_NAME) sizeof((PTR)->LEN_NAME) | |
116 | #define pci_unmap_len_set(PTR, LEN_NAME, VAL) \ | |
117 | do { break; } while (pci_unmap_len(PTR, LEN_NAME)) | |
118 | ||
119 | #endif | |
120 | ||
121 | #endif /* __KERNEL__ */ | |
122 | ||
123 | #ifdef CONFIG_X86_64 | |
124 | #include "pci_64.h" | |
f3e6f164 GKH |
125 | #endif |
126 | ||
c252a5bb YL |
127 | void dma32_reserve_bootmem(void); |
128 | ||
f3e6f164 GKH |
129 | /* implement the pci_ DMA API in terms of the generic device dma_ one */ |
130 | #include <asm-generic/pci-dma-compat.h> | |
131 | ||
132 | /* generic pci stuff */ | |
133 | #include <asm-generic/pci.h> | |
1f82de10 | 134 | #define PCIBIOS_MAX_MEM_32 0xffffffff |
f3e6f164 | 135 | |
b4ea9299 TG |
136 | #ifdef CONFIG_NUMA |
137 | /* Returns the node based on pci bus */ | |
393d68fb | 138 | static inline int __pcibus_to_node(const struct pci_bus *bus) |
b4ea9299 | 139 | { |
393d68fb | 140 | const struct pci_sysdata *sd = bus->sysdata; |
b4ea9299 TG |
141 | |
142 | return sd->node; | |
143 | } | |
f3e6f164 | 144 | |
393d68fb RR |
145 | static inline const struct cpumask * |
146 | cpumask_of_pcibus(const struct pci_bus *bus) | |
147 | { | |
7715a1e8 DR |
148 | int node; |
149 | ||
150 | node = __pcibus_to_node(bus); | |
151 | return (node == -1) ? cpu_online_mask : | |
152 | cpumask_of_node(node); | |
393d68fb | 153 | } |
b4ea9299 | 154 | #endif |
f3e6f164 | 155 | |
1965aae3 | 156 | #endif /* _ASM_X86_PCI_H */ |