]> bbs.cooldavid.org Git - net-next-2.6.git/blame - arch/sh/boards/mach-ecovec24/setup.c
Merge branch 'audit.b64' of git://git.kernel.org/pub/scm/linux/kernel/git/viro/audit...
[net-next-2.6.git] / arch / sh / boards / mach-ecovec24 / setup.c
CommitLineData
4138b740
KM
1/*
2 * Copyright (C) 2009 Renesas Solutions Corp.
3 *
4 * Kuninori Morimoto <morimoto.kuninori@renesas.com>
5 *
6 * This file is subject to the terms and conditions of the GNU General Public
7 * License. See the file "COPYING" in the main directory of this archive
8 * for more details.
9 */
10
11#include <linux/init.h>
12#include <linux/device.h>
13#include <linux/platform_device.h>
815f1995 14#include <linux/mfd/sh_mobile_sdhi.h>
1238c684
YG
15#include <linux/mmc/host.h>
16#include <linux/mmc/sh_mmcif.h>
4138b740
KM
17#include <linux/mtd/physmap.h>
18#include <linux/gpio.h>
19#include <linux/interrupt.h>
35a35408
KM
20#include <linux/io.h>
21#include <linux/delay.h>
907050a3 22#include <linux/usb/r8a66597.h>
4907d57f 23#include <linux/i2c.h>
8810e055 24#include <linux/i2c/tsc2007.h>
1ce4da7a
MD
25#include <linux/spi/spi.h>
26#include <linux/spi/sh_msiof.h>
27#include <linux/spi/mmc_spi.h>
e9103e74 28#include <linux/input.h>
fc1d003d 29#include <linux/input/sh_keysc.h>
fa3ba51b 30#include <video/sh_mobile_lcdc.h>
1980fdc4 31#include <sound/sh_fsi.h>
2153ad32 32#include <media/sh_mobile_ceu.h>
207efd07 33#include <media/tw9910.h>
9aa25d64 34#include <media/mt9t112.h>
4138b740 35#include <asm/heartbeat.h>
35a35408 36#include <asm/sh_eth.h>
a991801a 37#include <asm/clock.h>
eb0cd9e8 38#include <asm/suspend.h>
4138b740
KM
39#include <cpu/sh7724.h>
40
41/*
b7056bc1
KM
42 * Address Interface BusWidth
43 *-----------------------------------------
44 * 0x0000_0000 uboot 16bit
45 * 0x0004_0000 Linux romImage 16bit
46 * 0x0014_0000 MTD for Linux 16bit
47 * 0x0400_0000 Internal I/O 16/32bit
48 * 0x0800_0000 DRAM 32bit
49 * 0x1800_0000 MFI 16bit
4138b740
KM
50 */
51
9c472c4d
KM
52/* SWITCH
53 *------------------------------
54 * DS2[1] = FlashROM write protect ON : write protect
55 * OFF : No write protect
56 * DS2[2] = RMII / TS, SCIF ON : RMII
57 * OFF : TS, SCIF3
58 * DS2[3] = Camera / Video ON : Camera
59 * OFF : NTSC/PAL (IN)
60 * DS2[5] = NTSC_OUT Clock ON : On board OSC
61 * OFF : SH7724 DV_CLK
62 * DS2[6-7] = MMC / SD ON-OFF : SD
63 * OFF-ON : MMC
64 */
65
4138b740
KM
66/* Heartbeat */
67static unsigned char led_pos[] = { 0, 1, 2, 3 };
a09d2831 68
4138b740 69static struct heartbeat_data heartbeat_data = {
4138b740
KM
70 .nr_bits = 4,
71 .bit_pos = led_pos,
72};
73
a09d2831
PM
74static struct resource heartbeat_resource = {
75 .start = 0xA405012C, /* PTG */
76 .end = 0xA405012E - 1,
77 .flags = IORESOURCE_MEM | IORESOURCE_MEM_8BIT,
4138b740
KM
78};
79
80static struct platform_device heartbeat_device = {
81 .name = "heartbeat",
82 .id = -1,
83 .dev = {
84 .platform_data = &heartbeat_data,
85 },
a09d2831
PM
86 .num_resources = 1,
87 .resource = &heartbeat_resource,
4138b740
KM
88};
89
90/* MTD */
91static struct mtd_partition nor_flash_partitions[] = {
92 {
b7056bc1 93 .name = "boot loader",
4138b740 94 .offset = 0,
b7056bc1 95 .size = (5 * 1024 * 1024),
d5ce010c 96 .mask_flags = MTD_WRITEABLE, /* force read-only */
4138b740
KM
97 }, {
98 .name = "free-area",
99 .offset = MTDPART_OFS_APPEND,
100 .size = MTDPART_SIZ_FULL,
101 },
102};
103
104static struct physmap_flash_data nor_flash_data = {
105 .width = 2,
106 .parts = nor_flash_partitions,
107 .nr_parts = ARRAY_SIZE(nor_flash_partitions),
108};
109
110static struct resource nor_flash_resources[] = {
111 [0] = {
112 .name = "NOR Flash",
113 .start = 0x00000000,
114 .end = 0x03ffffff,
115 .flags = IORESOURCE_MEM,
116 }
117};
118
119static struct platform_device nor_flash_device = {
120 .name = "physmap-flash",
121 .resource = nor_flash_resources,
122 .num_resources = ARRAY_SIZE(nor_flash_resources),
123 .dev = {
124 .platform_data = &nor_flash_data,
125 },
126};
127
35a35408
KM
128/* SH Eth */
129#define SH_ETH_ADDR (0xA4600000)
35a35408
KM
130static struct resource sh_eth_resources[] = {
131 [0] = {
132 .start = SH_ETH_ADDR,
133 .end = SH_ETH_ADDR + 0x1FC,
134 .flags = IORESOURCE_MEM,
135 },
136 [1] = {
137 .start = 91,
138 .flags = IORESOURCE_IRQ | IORESOURCE_IRQ_HIGHLEVEL,
139 },
140};
141
3ce09334 142static struct sh_eth_plat_data sh_eth_plat = {
35a35408
KM
143 .phy = 0x1f, /* SMSC LAN8700 */
144 .edmac_endian = EDMAC_LITTLE_ENDIAN,
acf3cc28 145 .ether_link_active_low = 1
35a35408
KM
146};
147
148static struct platform_device sh_eth_device = {
149 .name = "sh-eth",
150 .id = 0,
151 .dev = {
152 .platform_data = &sh_eth_plat,
153 },
154 .num_resources = ARRAY_SIZE(sh_eth_resources),
155 .resource = sh_eth_resources,
40e42318
MD
156 .archdata = {
157 .hwblk_id = HWBLK_ETHER,
158 },
35a35408
KM
159};
160
907050a3 161/* USB0 host */
3ce09334 162static void usb0_port_power(int port, int power)
907050a3
KM
163{
164 gpio_set_value(GPIO_PTB4, power);
165}
166
167static struct r8a66597_platdata usb0_host_data = {
168 .on_chip = 1,
169 .port_power = usb0_port_power,
170};
171
172static struct resource usb0_host_resources[] = {
173 [0] = {
174 .start = 0xa4d80000,
175 .end = 0xa4d80124 - 1,
176 .flags = IORESOURCE_MEM,
177 },
178 [1] = {
179 .start = 65,
180 .end = 65,
181 .flags = IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
182 },
183};
184
185static struct platform_device usb0_host_device = {
186 .name = "r8a66597_hcd",
187 .id = 0,
188 .dev = {
189 .dma_mask = NULL, /* not use dma */
190 .coherent_dma_mask = 0xffffffff,
191 .platform_data = &usb0_host_data,
192 },
193 .num_resources = ARRAY_SIZE(usb0_host_resources),
194 .resource = usb0_host_resources,
195};
196
3714a9a0 197/* USB1 host/function */
3ce09334 198static void usb1_port_power(int port, int power)
907050a3 199{
907050a3
KM
200 gpio_set_value(GPIO_PTB5, power);
201}
202
3714a9a0 203static struct r8a66597_platdata usb1_common_data = {
907050a3
KM
204 .on_chip = 1,
205 .port_power = usb1_port_power,
206};
207
3714a9a0 208static struct resource usb1_common_resources[] = {
907050a3
KM
209 [0] = {
210 .start = 0xa4d90000,
211 .end = 0xa4d90124 - 1,
212 .flags = IORESOURCE_MEM,
213 },
214 [1] = {
215 .start = 66,
216 .end = 66,
217 .flags = IORESOURCE_IRQ | IRQF_TRIGGER_LOW,
218 },
219};
220
3714a9a0
KM
221static struct platform_device usb1_common_device = {
222 /* .name will be added in arch_setup */
907050a3
KM
223 .id = 1,
224 .dev = {
225 .dma_mask = NULL, /* not use dma */
226 .coherent_dma_mask = 0xffffffff,
3714a9a0 227 .platform_data = &usb1_common_data,
907050a3 228 },
3714a9a0
KM
229 .num_resources = ARRAY_SIZE(usb1_common_resources),
230 .resource = usb1_common_resources,
907050a3
KM
231};
232
fa3ba51b 233/* LCDC */
44432407
GL
234const static struct fb_videomode ecovec_lcd_modes[] = {
235 {
236 .name = "Panel",
237 .xres = 800,
238 .yres = 480,
239 .left_margin = 220,
240 .right_margin = 110,
241 .hsync_len = 70,
242 .upper_margin = 20,
243 .lower_margin = 5,
244 .vsync_len = 5,
245 .sync = 0, /* hsync and vsync are active low */
246 },
247};
248
249const static struct fb_videomode ecovec_dvi_modes[] = {
250 {
251 .name = "DVI",
252 .xres = 1280,
253 .yres = 720,
254 .left_margin = 220,
255 .right_margin = 110,
256 .hsync_len = 40,
257 .upper_margin = 20,
258 .lower_margin = 5,
259 .vsync_len = 5,
260 .sync = 0, /* hsync and vsync are active low */
261 },
262};
263
fa3ba51b
KM
264static struct sh_mobile_lcdc_info lcdc_info = {
265 .ch[0] = {
266 .interface_type = RGB18,
267 .chan = LCDC_CHAN_MAINLCD,
268 .bpp = 16,
fa3ba51b
KM
269 .lcd_size_cfg = { /* 7.0 inch */
270 .width = 152,
271 .height = 91,
272 },
273 .board_cfg = {
274 },
275 }
276};
277
278static struct resource lcdc_resources[] = {
279 [0] = {
280 .name = "LCDC",
281 .start = 0xfe940000,
a6f15ade 282 .end = 0xfe942fff,
fa3ba51b
KM
283 .flags = IORESOURCE_MEM,
284 },
285 [1] = {
286 .start = 106,
287 .flags = IORESOURCE_IRQ,
288 },
289};
290
291static struct platform_device lcdc_device = {
292 .name = "sh_mobile_lcdc_fb",
293 .num_resources = ARRAY_SIZE(lcdc_resources),
294 .resource = lcdc_resources,
295 .dev = {
296 .platform_data = &lcdc_info,
297 },
298 .archdata = {
299 .hwblk_id = HWBLK_LCDC,
300 },
301};
302
2153ad32
KM
303/* CEU0 */
304static struct sh_mobile_ceu_info sh_mobile_ceu0_info = {
305 .flags = SH_CEU_FLAG_USE_8BIT_BUS,
306};
307
308static struct resource ceu0_resources[] = {
309 [0] = {
310 .name = "CEU0",
311 .start = 0xfe910000,
312 .end = 0xfe91009f,
313 .flags = IORESOURCE_MEM,
314 },
315 [1] = {
316 .start = 52,
317 .flags = IORESOURCE_IRQ,
318 },
319 [2] = {
320 /* place holder for contiguous memory */
321 },
322};
323
324static struct platform_device ceu0_device = {
325 .name = "sh_mobile_ceu",
326 .id = 0, /* "ceu0" clock */
327 .num_resources = ARRAY_SIZE(ceu0_resources),
328 .resource = ceu0_resources,
329 .dev = {
330 .platform_data = &sh_mobile_ceu0_info,
331 },
332 .archdata = {
333 .hwblk_id = HWBLK_CEU0,
334 },
335};
336
337/* CEU1 */
338static struct sh_mobile_ceu_info sh_mobile_ceu1_info = {
339 .flags = SH_CEU_FLAG_USE_8BIT_BUS,
340};
341
342static struct resource ceu1_resources[] = {
343 [0] = {
344 .name = "CEU1",
345 .start = 0xfe914000,
346 .end = 0xfe91409f,
347 .flags = IORESOURCE_MEM,
348 },
349 [1] = {
350 .start = 63,
351 .flags = IORESOURCE_IRQ,
352 },
353 [2] = {
354 /* place holder for contiguous memory */
355 },
356};
357
358static struct platform_device ceu1_device = {
359 .name = "sh_mobile_ceu",
360 .id = 1, /* "ceu1" clock */
361 .num_resources = ARRAY_SIZE(ceu1_resources),
362 .resource = ceu1_resources,
363 .dev = {
364 .platform_data = &sh_mobile_ceu1_info,
365 },
366 .archdata = {
367 .hwblk_id = HWBLK_CEU1,
368 },
369};
370
125ecce6 371/* I2C device */
1980fdc4
KM
372static struct i2c_board_info i2c0_devices[] = {
373 {
374 I2C_BOARD_INFO("da7210", 0x1a),
375 },
376};
377
125ecce6
KM
378static struct i2c_board_info i2c1_devices[] = {
379 {
380 I2C_BOARD_INFO("r2025sd", 0x32),
381 },
ea440783
NH
382 {
383 I2C_BOARD_INFO("lis3lv02d", 0x1c),
384 .irq = 33,
385 }
125ecce6
KM
386};
387
e9103e74
KM
388/* KEYSC */
389static struct sh_keysc_info keysc_info = {
390 .mode = SH_KEYSC_MODE_1,
391 .scan_timing = 3,
392 .delay = 50,
393 .kycr2_delay = 100,
394 .keycodes = { KEY_1, 0, 0, 0, 0,
395 KEY_2, 0, 0, 0, 0,
396 KEY_3, 0, 0, 0, 0,
397 KEY_4, 0, 0, 0, 0,
398 KEY_5, 0, 0, 0, 0,
399 KEY_6, 0, 0, 0, 0, },
400};
401
402static struct resource keysc_resources[] = {
403 [0] = {
404 .name = "KEYSC",
405 .start = 0x044b0000,
406 .end = 0x044b000f,
407 .flags = IORESOURCE_MEM,
408 },
409 [1] = {
410 .start = 79,
411 .flags = IORESOURCE_IRQ,
412 },
413};
414
415static struct platform_device keysc_device = {
416 .name = "sh_keysc",
417 .id = 0, /* keysc0 clock */
418 .num_resources = ARRAY_SIZE(keysc_resources),
419 .resource = keysc_resources,
420 .dev = {
421 .platform_data = &keysc_info,
422 },
423 .archdata = {
424 .hwblk_id = HWBLK_KEYSC,
425 },
426};
427
8810e055
KM
428/* TouchScreen */
429#define IRQ0 32
5d75b3a2
PM
430static int ts_get_pendown_state(void)
431{
432 int val = 0;
433 gpio_free(GPIO_FN_INTC_IRQ0);
434 gpio_request(GPIO_PTZ0, NULL);
435 gpio_direction_input(GPIO_PTZ0);
436
437 val = gpio_get_value(GPIO_PTZ0);
438
439 gpio_free(GPIO_PTZ0);
440 gpio_request(GPIO_FN_INTC_IRQ0, NULL);
441
442 return val ? 0 : 1;
443}
444
445static int ts_init(void)
446{
447 gpio_request(GPIO_FN_INTC_IRQ0, NULL);
448 return 0;
449}
450
3ce09334 451static struct tsc2007_platform_data tsc2007_info = {
8810e055 452 .model = 2007,
5d75b3a2
PM
453 .x_plate_ohms = 180,
454 .get_pendown_state = ts_get_pendown_state,
455 .init_platform_hw = ts_init,
8810e055
KM
456};
457
458static struct i2c_board_info ts_i2c_clients = {
459 I2C_BOARD_INFO("tsc2007", 0x48),
460 .type = "tsc2007",
461 .platform_data = &tsc2007_info,
462 .irq = IRQ0,
463};
464
1ce4da7a 465#ifdef CONFIG_MFD_SH_MOBILE_SDHI
1238c684 466/* SDHI0 */
98779ad8
MD
467static void sdhi0_set_pwr(struct platform_device *pdev, int state)
468{
469 gpio_set_value(GPIO_PTB6, state);
470}
471
472static struct sh_mobile_sdhi_info sdhi0_info = {
815f1995
GL
473 .dma_slave_tx = SHDMA_SLAVE_SDHI0_TX,
474 .dma_slave_rx = SHDMA_SLAVE_SDHI0_RX,
475 .set_pwr = sdhi0_set_pwr,
98779ad8
MD
476};
477
96987d96
KM
478static struct resource sdhi0_resources[] = {
479 [0] = {
480 .name = "SDHI0",
481 .start = 0x04ce0000,
482 .end = 0x04ce01ff,
483 .flags = IORESOURCE_MEM,
484 },
485 [1] = {
3844eadc 486 .start = 100,
96987d96
KM
487 .flags = IORESOURCE_IRQ,
488 },
489};
490
491static struct platform_device sdhi0_device = {
492 .name = "sh_mobile_sdhi",
493 .num_resources = ARRAY_SIZE(sdhi0_resources),
494 .resource = sdhi0_resources,
495 .id = 0,
98779ad8
MD
496 .dev = {
497 .platform_data = &sdhi0_info,
498 },
96987d96
KM
499 .archdata = {
500 .hwblk_id = HWBLK_SDHI0,
501 },
502};
503
1238c684
YG
504#if !defined(CONFIG_MMC_SH_MMCIF)
505/* SDHI1 */
98779ad8
MD
506static void sdhi1_set_pwr(struct platform_device *pdev, int state)
507{
508 gpio_set_value(GPIO_PTB7, state);
509}
510
511static struct sh_mobile_sdhi_info sdhi1_info = {
815f1995
GL
512 .dma_slave_tx = SHDMA_SLAVE_SDHI1_TX,
513 .dma_slave_rx = SHDMA_SLAVE_SDHI1_RX,
514 .set_pwr = sdhi1_set_pwr,
98779ad8
MD
515};
516
96987d96
KM
517static struct resource sdhi1_resources[] = {
518 [0] = {
519 .name = "SDHI1",
520 .start = 0x04cf0000,
521 .end = 0x04cf01ff,
522 .flags = IORESOURCE_MEM,
523 },
524 [1] = {
3844eadc 525 .start = 23,
96987d96
KM
526 .flags = IORESOURCE_IRQ,
527 },
528};
529
530static struct platform_device sdhi1_device = {
531 .name = "sh_mobile_sdhi",
532 .num_resources = ARRAY_SIZE(sdhi1_resources),
533 .resource = sdhi1_resources,
534 .id = 1,
98779ad8
MD
535 .dev = {
536 .platform_data = &sdhi1_info,
537 },
96987d96
KM
538 .archdata = {
539 .hwblk_id = HWBLK_SDHI1,
540 },
541};
1238c684 542#endif /* CONFIG_MMC_SH_MMCIF */
96987d96 543
1ce4da7a
MD
544#else
545
9503e891 546/* MMC SPI */
1ce4da7a
MD
547static int mmc_spi_get_ro(struct device *dev)
548{
549 return gpio_get_value(GPIO_PTY6);
550}
551
552static int mmc_spi_get_cd(struct device *dev)
553{
554 return !gpio_get_value(GPIO_PTY7);
555}
556
557static void mmc_spi_setpower(struct device *dev, unsigned int maskval)
558{
559 gpio_set_value(GPIO_PTB6, maskval ? 1 : 0);
560}
561
562static struct mmc_spi_platform_data mmc_spi_info = {
563 .get_ro = mmc_spi_get_ro,
564 .get_cd = mmc_spi_get_cd,
565 .caps = MMC_CAP_NEEDS_POLL,
566 .ocr_mask = MMC_VDD_32_33 | MMC_VDD_33_34, /* 3.3V only */
567 .setpower = mmc_spi_setpower,
568};
569
570static struct spi_board_info spi_bus[] = {
571 {
572 .modalias = "mmc_spi",
573 .platform_data = &mmc_spi_info,
574 .max_speed_hz = 5000000,
575 .mode = SPI_MODE_0,
576 .controller_data = (void *) GPIO_PTM4,
577 },
578};
579
9503e891 580/* MSIOF0 */
1ce4da7a
MD
581static struct sh_msiof_spi_info msiof0_data = {
582 .num_chipselect = 1,
583};
584
585static struct resource msiof0_resources[] = {
586 [0] = {
587 .name = "MSIOF0",
588 .start = 0xa4c40000,
589 .end = 0xa4c40063,
590 .flags = IORESOURCE_MEM,
591 },
592 [1] = {
593 .start = 84,
594 .flags = IORESOURCE_IRQ,
595 },
596};
597
598static struct platform_device msiof0_device = {
599 .name = "spi_sh_msiof",
600 .id = 0, /* MSIOF0 */
601 .dev = {
602 .platform_data = &msiof0_data,
603 },
604 .num_resources = ARRAY_SIZE(msiof0_resources),
605 .resource = msiof0_resources,
606 .archdata = {
607 .hwblk_id = HWBLK_MSIOF0,
608 },
609};
610
611#endif
612
9aa25d64 613/* I2C Video/Camera */
207efd07
KM
614static struct i2c_board_info i2c_camera[] = {
615 {
616 I2C_BOARD_INFO("tw9910", 0x45),
617 },
9aa25d64
KM
618 {
619 /* 1st camera */
620 I2C_BOARD_INFO("mt9t112", 0x3c),
621 },
622 {
623 /* 2nd camera */
624 I2C_BOARD_INFO("mt9t112", 0x3c),
625 },
207efd07
KM
626};
627
628/* tw9910 */
629static int tw9910_power(struct device *dev, int mode)
630{
631 int val = mode ? 0 : 1;
632
633 gpio_set_value(GPIO_PTU2, val);
634 if (mode)
635 mdelay(100);
636
637 return 0;
638}
639
640static struct tw9910_video_info tw9910_info = {
641 .buswidth = SOCAM_DATAWIDTH_8,
642 .mpout = TW9910_MPO_FIELD,
643};
644
645static struct soc_camera_link tw9910_link = {
646 .i2c_adapter_id = 0,
647 .bus_id = 1,
648 .power = tw9910_power,
649 .board_info = &i2c_camera[0],
207efd07
KM
650 .priv = &tw9910_info,
651};
652
9aa25d64
KM
653/* mt9t112 */
654static int mt9t112_power1(struct device *dev, int mode)
655{
656 gpio_set_value(GPIO_PTA3, mode);
657 if (mode)
658 mdelay(100);
659
660 return 0;
661}
662
663static struct mt9t112_camera_info mt9t112_info1 = {
664 .flags = MT9T112_FLAG_PCLK_RISING_EDGE | MT9T112_FLAG_DATAWIDTH_8,
665 .divider = { 0x49, 0x6, 0, 6, 0, 9, 9, 6, 0 }, /* for 24MHz */
666};
667
668static struct soc_camera_link mt9t112_link1 = {
669 .i2c_adapter_id = 0,
670 .power = mt9t112_power1,
671 .bus_id = 0,
672 .board_info = &i2c_camera[1],
9aa25d64
KM
673 .priv = &mt9t112_info1,
674};
675
676static int mt9t112_power2(struct device *dev, int mode)
677{
678 gpio_set_value(GPIO_PTA4, mode);
679 if (mode)
680 mdelay(100);
681
682 return 0;
683}
684
685static struct mt9t112_camera_info mt9t112_info2 = {
686 .flags = MT9T112_FLAG_PCLK_RISING_EDGE | MT9T112_FLAG_DATAWIDTH_8,
687 .divider = { 0x49, 0x6, 0, 6, 0, 9, 9, 6, 0 }, /* for 24MHz */
688};
689
690static struct soc_camera_link mt9t112_link2 = {
691 .i2c_adapter_id = 1,
692 .power = mt9t112_power2,
693 .bus_id = 1,
694 .board_info = &i2c_camera[2],
9aa25d64
KM
695 .priv = &mt9t112_info2,
696};
207efd07
KM
697
698static struct platform_device camera_devices[] = {
699 {
700 .name = "soc-camera-pdrv",
701 .id = 0,
702 .dev = {
703 .platform_data = &tw9910_link,
704 },
705 },
9aa25d64
KM
706 {
707 .name = "soc-camera-pdrv",
708 .id = 1,
709 .dev = {
710 .platform_data = &mt9t112_link1,
711 },
712 },
713 {
714 .name = "soc-camera-pdrv",
715 .id = 2,
716 .dev = {
717 .platform_data = &mt9t112_link2,
718 },
719 },
207efd07
KM
720};
721
1980fdc4
KM
722/* FSI */
723/*
724 * FSI-B use external clock which came from da7210.
725 * So, we should change parent of fsi
726 */
727#define FCLKBCR 0xa415000c
728static void fsimck_init(struct clk *clk)
729{
9d56dd3b 730 u32 status = __raw_readl(clk->enable_reg);
1980fdc4
KM
731
732 /* use external clock */
733 status &= ~0x000000ff;
734 status |= 0x00000080;
735
9d56dd3b 736 __raw_writel(status, clk->enable_reg);
1980fdc4
KM
737}
738
739static struct clk_ops fsimck_clk_ops = {
740 .init = fsimck_init,
741};
742
743static struct clk fsimckb_clk = {
1980fdc4
KM
744 .ops = &fsimck_clk_ops,
745 .enable_reg = (void __iomem *)FCLKBCR,
746 .rate = 0, /* unknown */
747};
748
3ce09334 749static struct sh_fsi_platform_info fsi_info = {
1980fdc4
KM
750 .portb_flags = SH_FSI_BRS_INV |
751 SH_FSI_OUT_SLAVE_MODE |
752 SH_FSI_IN_SLAVE_MODE |
753 SH_FSI_OFMT(I2S) |
754 SH_FSI_IFMT(I2S),
755};
756
757static struct resource fsi_resources[] = {
758 [0] = {
759 .name = "FSI",
760 .start = 0xFE3C0000,
761 .end = 0xFE3C021d,
762 .flags = IORESOURCE_MEM,
763 },
764 [1] = {
765 .start = 108,
766 .flags = IORESOURCE_IRQ,
767 },
768};
769
770static struct platform_device fsi_device = {
771 .name = "sh_fsi",
772 .id = 0,
773 .num_resources = ARRAY_SIZE(fsi_resources),
774 .resource = fsi_resources,
775 .dev = {
776 .platform_data = &fsi_info,
777 },
778 .archdata = {
779 .hwblk_id = HWBLK_SPU, /* FSI needs SPU hwblk */
780 },
781};
782
26365716
KM
783/* IrDA */
784static struct resource irda_resources[] = {
785 [0] = {
786 .name = "IrDA",
787 .start = 0xA45D0000,
788 .end = 0xA45D0049,
789 .flags = IORESOURCE_MEM,
790 },
791 [1] = {
792 .start = 20,
793 .flags = IORESOURCE_IRQ,
794 },
795};
796
797static struct platform_device irda_device = {
798 .name = "sh_sir",
799 .num_resources = ARRAY_SIZE(irda_resources),
800 .resource = irda_resources,
801};
802
aee5ab0b
GL
803#include <media/ak881x.h>
804#include <media/sh_vou.h>
805
3ce09334 806static struct ak881x_pdata ak881x_pdata = {
aee5ab0b
GL
807 .flags = AK881X_IF_MODE_SLAVE,
808};
809
810static struct i2c_board_info ak8813 = {
811 I2C_BOARD_INFO("ak8813", 0x20),
812 .platform_data = &ak881x_pdata,
813};
814
3ce09334 815static struct sh_vou_pdata sh_vou_pdata = {
aee5ab0b
GL
816 .bus_fmt = SH_VOU_BUS_8BIT,
817 .flags = SH_VOU_HSYNC_LOW | SH_VOU_VSYNC_LOW,
818 .board_info = &ak8813,
819 .i2c_adap = 0,
aee5ab0b
GL
820};
821
822static struct resource sh_vou_resources[] = {
823 [0] = {
824 .start = 0xfe960000,
825 .end = 0xfe962043,
826 .flags = IORESOURCE_MEM,
827 },
828 [1] = {
829 .start = 55,
830 .flags = IORESOURCE_IRQ,
831 },
832};
833
834static struct platform_device vou_device = {
835 .name = "sh-vou",
836 .id = -1,
837 .num_resources = ARRAY_SIZE(sh_vou_resources),
838 .resource = sh_vou_resources,
839 .dev = {
840 .platform_data = &sh_vou_pdata,
841 },
842 .archdata = {
843 .hwblk_id = HWBLK_VOU,
844 },
845};
846
1238c684
YG
847#if defined(CONFIG_MMC_SH_MMCIF)
848/* SH_MMCIF */
849static void mmcif_set_pwr(struct platform_device *pdev, int state)
850{
851 gpio_set_value(GPIO_PTB7, state);
852}
853
854static void mmcif_down_pwr(struct platform_device *pdev)
855{
856 gpio_set_value(GPIO_PTB7, 0);
857}
858
859static struct resource sh_mmcif_resources[] = {
860 [0] = {
861 .name = "SH_MMCIF",
862 .start = 0xA4CA0000,
863 .end = 0xA4CA00FF,
864 .flags = IORESOURCE_MEM,
865 },
866 [1] = {
867 /* MMC2I */
868 .start = 29,
869 .flags = IORESOURCE_IRQ,
870 },
871 [2] = {
872 /* MMC3I */
873 .start = 30,
874 .flags = IORESOURCE_IRQ,
875 },
876};
877
3ce09334 878static struct sh_mmcif_plat_data sh_mmcif_plat = {
1238c684
YG
879 .set_pwr = mmcif_set_pwr,
880 .down_pwr = mmcif_down_pwr,
881 .sup_pclk = 0, /* SH7724: Max Pclk/2 */
882 .caps = MMC_CAP_4_BIT_DATA |
883 MMC_CAP_8_BIT_DATA |
884 MMC_CAP_NEEDS_POLL,
885 .ocr = MMC_VDD_32_33 | MMC_VDD_33_34,
886};
887
888static struct platform_device sh_mmcif_device = {
889 .name = "sh_mmcif",
890 .id = 0,
891 .dev = {
892 .platform_data = &sh_mmcif_plat,
893 },
894 .num_resources = ARRAY_SIZE(sh_mmcif_resources),
895 .resource = sh_mmcif_resources,
896};
897#endif
898
4138b740
KM
899static struct platform_device *ecovec_devices[] __initdata = {
900 &heartbeat_device,
901 &nor_flash_device,
35a35408 902 &sh_eth_device,
907050a3 903 &usb0_host_device,
3714a9a0 904 &usb1_common_device,
fa3ba51b 905 &lcdc_device,
2153ad32
KM
906 &ceu0_device,
907 &ceu1_device,
e9103e74 908 &keysc_device,
1ce4da7a 909#ifdef CONFIG_MFD_SH_MOBILE_SDHI
96987d96 910 &sdhi0_device,
1238c684 911#if !defined(CONFIG_MMC_SH_MMCIF)
96987d96 912 &sdhi1_device,
1238c684 913#endif
1ce4da7a
MD
914#else
915 &msiof0_device,
916#endif
207efd07 917 &camera_devices[0],
9aa25d64
KM
918 &camera_devices[1],
919 &camera_devices[2],
1980fdc4 920 &fsi_device,
26365716 921 &irda_device,
aee5ab0b 922 &vou_device,
1238c684
YG
923#if defined(CONFIG_MMC_SH_MMCIF)
924 &sh_mmcif_device,
925#endif
4138b740
KM
926};
927
6b3b5575 928#ifdef CONFIG_I2C
4907d57f
KM
929#define EEPROM_ADDR 0x50
930static u8 mac_read(struct i2c_adapter *a, u8 command)
931{
932 struct i2c_msg msg[2];
933 u8 buf;
934 int ret;
935
936 msg[0].addr = EEPROM_ADDR;
937 msg[0].flags = 0;
938 msg[0].len = 1;
939 msg[0].buf = &command;
940
941 msg[1].addr = EEPROM_ADDR;
942 msg[1].flags = I2C_M_RD;
943 msg[1].len = 1;
944 msg[1].buf = &buf;
945
946 ret = i2c_transfer(a, msg, 2);
947 if (ret < 0) {
948 printk(KERN_ERR "error %d\n", ret);
949 buf = 0xff;
950 }
951
952 return buf;
953}
954
376abbb4 955static void __init sh_eth_init(struct sh_eth_plat_data *pd)
4907d57f
KM
956{
957 struct i2c_adapter *a = i2c_get_adapter(1);
4907d57f
KM
958 int i;
959
960 if (!a) {
961 pr_err("can not get I2C 1\n");
962 return;
963 }
964
4907d57f 965 /* read MAC address frome EEPROM */
376abbb4
MD
966 for (i = 0; i < sizeof(pd->mac_addr); i++) {
967 pd->mac_addr[i] = mac_read(a, 0x10 + i);
4907d57f
KM
968 msleep(10);
969 }
b230eb32
KM
970
971 i2c_put_adapter(a);
4907d57f 972}
6b3b5575
MD
973#else
974static void __init sh_eth_init(struct sh_eth_plat_data *pd)
975{
976 pr_err("unable to read sh_eth MAC address\n");
977}
978#endif
4907d57f 979
fa3ba51b 980#define PORT_HIZA 0xA4050158
ea15edb2 981#define IODRIVEA 0xA405018A
eb0cd9e8
MD
982
983extern char ecovec24_sdram_enter_start;
984extern char ecovec24_sdram_enter_end;
985extern char ecovec24_sdram_leave_start;
986extern char ecovec24_sdram_leave_end;
987
4907d57f 988static int __init arch_setup(void)
4138b740 989{
1980fdc4
KM
990 struct clk *clk;
991
eb0cd9e8 992 /* register board specific self-refresh code */
2839bd61
MD
993 sh_mobile_register_self_refresh(SUSP_SH_STANDBY | SUSP_SH_SF |
994 SUSP_SH_RSTANDBY,
eb0cd9e8
MD
995 &ecovec24_sdram_enter_start,
996 &ecovec24_sdram_enter_end,
997 &ecovec24_sdram_leave_start,
998 &ecovec24_sdram_leave_end);
999
f78bab30
MD
1000 /* enable STATUS0, STATUS2 and PDSTATUS */
1001 gpio_request(GPIO_FN_STATUS0, NULL);
1002 gpio_request(GPIO_FN_STATUS2, NULL);
1003 gpio_request(GPIO_FN_PDSTATUS, NULL);
1004
4138b740
KM
1005 /* enable SCIFA0 */
1006 gpio_request(GPIO_FN_SCIF0_TXD, NULL);
1007 gpio_request(GPIO_FN_SCIF0_RXD, NULL);
4138b740
KM
1008
1009 /* enable debug LED */
1010 gpio_request(GPIO_PTG0, NULL);
1011 gpio_request(GPIO_PTG1, NULL);
1012 gpio_request(GPIO_PTG2, NULL);
1013 gpio_request(GPIO_PTG3, NULL);
b7056bc1
KM
1014 gpio_direction_output(GPIO_PTG0, 0);
1015 gpio_direction_output(GPIO_PTG1, 0);
1016 gpio_direction_output(GPIO_PTG2, 0);
1017 gpio_direction_output(GPIO_PTG3, 0);
9d56dd3b 1018 __raw_writew((__raw_readw(PORT_HIZA) & ~(0x1 << 1)) , PORT_HIZA);
4138b740 1019
35a35408
KM
1020 /* enable SH-Eth */
1021 gpio_request(GPIO_PTA1, NULL);
1022 gpio_direction_output(GPIO_PTA1, 1);
1023 mdelay(20);
1024
1025 gpio_request(GPIO_FN_RMII_RXD0, NULL);
1026 gpio_request(GPIO_FN_RMII_RXD1, NULL);
1027 gpio_request(GPIO_FN_RMII_TXD0, NULL);
1028 gpio_request(GPIO_FN_RMII_TXD1, NULL);
1029 gpio_request(GPIO_FN_RMII_REF_CLK, NULL);
1030 gpio_request(GPIO_FN_RMII_TX_EN, NULL);
1031 gpio_request(GPIO_FN_RMII_RX_ER, NULL);
1032 gpio_request(GPIO_FN_RMII_CRS_DV, NULL);
1033 gpio_request(GPIO_FN_MDIO, NULL);
1034 gpio_request(GPIO_FN_MDC, NULL);
1035 gpio_request(GPIO_FN_LNKSTA, NULL);
1036
907050a3 1037 /* enable USB */
9d56dd3b
PM
1038 __raw_writew(0x0000, 0xA4D80000);
1039 __raw_writew(0x0000, 0xA4D90000);
907050a3
KM
1040 gpio_request(GPIO_PTB3, NULL);
1041 gpio_request(GPIO_PTB4, NULL);
1042 gpio_request(GPIO_PTB5, NULL);
1043 gpio_direction_input(GPIO_PTB3);
1044 gpio_direction_output(GPIO_PTB4, 0);
1045 gpio_direction_output(GPIO_PTB5, 0);
9d56dd3b
PM
1046 __raw_writew(0x0600, 0xa40501d4);
1047 __raw_writew(0x0600, 0xa4050192);
907050a3 1048
3714a9a0
KM
1049 if (gpio_get_value(GPIO_PTB3)) {
1050 printk(KERN_INFO "USB1 function is selected\n");
1051 usb1_common_device.name = "r8a66597_udc";
1052 } else {
1053 printk(KERN_INFO "USB1 host is selected\n");
1054 usb1_common_device.name = "r8a66597_hcd";
1055 }
1056
fa3ba51b
KM
1057 /* enable LCDC */
1058 gpio_request(GPIO_FN_LCDD23, NULL);
1059 gpio_request(GPIO_FN_LCDD22, NULL);
1060 gpio_request(GPIO_FN_LCDD21, NULL);
1061 gpio_request(GPIO_FN_LCDD20, NULL);
1062 gpio_request(GPIO_FN_LCDD19, NULL);
1063 gpio_request(GPIO_FN_LCDD18, NULL);
1064 gpio_request(GPIO_FN_LCDD17, NULL);
1065 gpio_request(GPIO_FN_LCDD16, NULL);
1066 gpio_request(GPIO_FN_LCDD15, NULL);
1067 gpio_request(GPIO_FN_LCDD14, NULL);
1068 gpio_request(GPIO_FN_LCDD13, NULL);
1069 gpio_request(GPIO_FN_LCDD12, NULL);
1070 gpio_request(GPIO_FN_LCDD11, NULL);
1071 gpio_request(GPIO_FN_LCDD10, NULL);
1072 gpio_request(GPIO_FN_LCDD9, NULL);
1073 gpio_request(GPIO_FN_LCDD8, NULL);
1074 gpio_request(GPIO_FN_LCDD7, NULL);
1075 gpio_request(GPIO_FN_LCDD6, NULL);
1076 gpio_request(GPIO_FN_LCDD5, NULL);
1077 gpio_request(GPIO_FN_LCDD4, NULL);
1078 gpio_request(GPIO_FN_LCDD3, NULL);
1079 gpio_request(GPIO_FN_LCDD2, NULL);
1080 gpio_request(GPIO_FN_LCDD1, NULL);
1081 gpio_request(GPIO_FN_LCDD0, NULL);
1082 gpio_request(GPIO_FN_LCDDISP, NULL);
1083 gpio_request(GPIO_FN_LCDHSYN, NULL);
1084 gpio_request(GPIO_FN_LCDDCK, NULL);
1085 gpio_request(GPIO_FN_LCDVSYN, NULL);
1086 gpio_request(GPIO_FN_LCDDON, NULL);
1087 gpio_request(GPIO_FN_LCDLCLK, NULL);
9d56dd3b 1088 __raw_writew((__raw_readw(PORT_HIZA) & ~0x0001), PORT_HIZA);
fa3ba51b
KM
1089
1090 gpio_request(GPIO_PTE6, NULL);
1091 gpio_request(GPIO_PTU1, NULL);
1092 gpio_request(GPIO_PTR1, NULL);
1093 gpio_request(GPIO_PTA2, NULL);
1094 gpio_direction_input(GPIO_PTE6);
1095 gpio_direction_output(GPIO_PTU1, 0);
1096 gpio_direction_output(GPIO_PTR1, 0);
1097 gpio_direction_output(GPIO_PTA2, 0);
1098
82b33221 1099 /* I/O buffer drive ability is high */
9d56dd3b 1100 __raw_writew((__raw_readw(IODRIVEA) & ~0x00c0) | 0x0080 , IODRIVEA);
ea15edb2 1101
fa3ba51b
KM
1102 if (gpio_get_value(GPIO_PTE6)) {
1103 /* DVI */
1104 lcdc_info.clock_source = LCDC_CLK_EXTERNAL;
44432407
GL
1105 lcdc_info.ch[0].clock_divider = 1;
1106 lcdc_info.ch[0].lcd_cfg = ecovec_dvi_modes;
1107 lcdc_info.ch[0].num_cfg = ARRAY_SIZE(ecovec_dvi_modes);
fa3ba51b
KM
1108
1109 gpio_set_value(GPIO_PTA2, 1);
1110 gpio_set_value(GPIO_PTU1, 1);
1111 } else {
1112 /* Panel */
ea15edb2 1113 lcdc_info.clock_source = LCDC_CLK_PERIPHERAL;
44432407
GL
1114 lcdc_info.ch[0].clock_divider = 2;
1115 lcdc_info.ch[0].lcd_cfg = ecovec_lcd_modes;
1116 lcdc_info.ch[0].num_cfg = ARRAY_SIZE(ecovec_lcd_modes);
ea15edb2
KM
1117
1118 gpio_set_value(GPIO_PTR1, 1);
1119
1120 /* FIXME
1121 *
1122 * LCDDON control is needed for Panel,
1123 * but current sh_mobile_lcdc driver doesn't control it.
1124 * It is temporary correspondence
1125 */
1126 gpio_request(GPIO_PTF4, NULL);
1127 gpio_direction_output(GPIO_PTF4, 1);
8810e055
KM
1128
1129 /* enable TouchScreen */
1130 i2c_register_board_info(0, &ts_i2c_clients, 1);
1131 set_irq_type(IRQ0, IRQ_TYPE_LEVEL_LOW);
fa3ba51b
KM
1132 }
1133
2153ad32
KM
1134 /* enable CEU0 */
1135 gpio_request(GPIO_FN_VIO0_D15, NULL);
1136 gpio_request(GPIO_FN_VIO0_D14, NULL);
1137 gpio_request(GPIO_FN_VIO0_D13, NULL);
1138 gpio_request(GPIO_FN_VIO0_D12, NULL);
1139 gpio_request(GPIO_FN_VIO0_D11, NULL);
1140 gpio_request(GPIO_FN_VIO0_D10, NULL);
1141 gpio_request(GPIO_FN_VIO0_D9, NULL);
1142 gpio_request(GPIO_FN_VIO0_D8, NULL);
1143 gpio_request(GPIO_FN_VIO0_D7, NULL);
1144 gpio_request(GPIO_FN_VIO0_D6, NULL);
1145 gpio_request(GPIO_FN_VIO0_D5, NULL);
1146 gpio_request(GPIO_FN_VIO0_D4, NULL);
1147 gpio_request(GPIO_FN_VIO0_D3, NULL);
1148 gpio_request(GPIO_FN_VIO0_D2, NULL);
1149 gpio_request(GPIO_FN_VIO0_D1, NULL);
1150 gpio_request(GPIO_FN_VIO0_D0, NULL);
1151 gpio_request(GPIO_FN_VIO0_VD, NULL);
1152 gpio_request(GPIO_FN_VIO0_CLK, NULL);
1153 gpio_request(GPIO_FN_VIO0_FLD, NULL);
1154 gpio_request(GPIO_FN_VIO0_HD, NULL);
1155 platform_resource_setup_memory(&ceu0_device, "ceu0", 4 << 20);
1156
1157 /* enable CEU1 */
1158 gpio_request(GPIO_FN_VIO1_D7, NULL);
1159 gpio_request(GPIO_FN_VIO1_D6, NULL);
1160 gpio_request(GPIO_FN_VIO1_D5, NULL);
1161 gpio_request(GPIO_FN_VIO1_D4, NULL);
1162 gpio_request(GPIO_FN_VIO1_D3, NULL);
1163 gpio_request(GPIO_FN_VIO1_D2, NULL);
1164 gpio_request(GPIO_FN_VIO1_D1, NULL);
1165 gpio_request(GPIO_FN_VIO1_D0, NULL);
1166 gpio_request(GPIO_FN_VIO1_FLD, NULL);
1167 gpio_request(GPIO_FN_VIO1_HD, NULL);
1168 gpio_request(GPIO_FN_VIO1_VD, NULL);
1169 gpio_request(GPIO_FN_VIO1_CLK, NULL);
1170 platform_resource_setup_memory(&ceu1_device, "ceu1", 4 << 20);
1171
e9103e74
KM
1172 /* enable KEYSC */
1173 gpio_request(GPIO_FN_KEYOUT5_IN5, NULL);
1174 gpio_request(GPIO_FN_KEYOUT4_IN6, NULL);
1175 gpio_request(GPIO_FN_KEYOUT3, NULL);
1176 gpio_request(GPIO_FN_KEYOUT2, NULL);
1177 gpio_request(GPIO_FN_KEYOUT1, NULL);
1178 gpio_request(GPIO_FN_KEYOUT0, NULL);
1179 gpio_request(GPIO_FN_KEYIN0, NULL);
1180
064a16dc
KM
1181 /* enable user debug switch */
1182 gpio_request(GPIO_PTR0, NULL);
1183 gpio_request(GPIO_PTR4, NULL);
1184 gpio_request(GPIO_PTR5, NULL);
1185 gpio_request(GPIO_PTR6, NULL);
1186 gpio_direction_input(GPIO_PTR0);
1187 gpio_direction_input(GPIO_PTR4);
1188 gpio_direction_input(GPIO_PTR5);
1189 gpio_direction_input(GPIO_PTR6);
1190
1ce4da7a
MD
1191#ifdef CONFIG_MFD_SH_MOBILE_SDHI
1192 /* enable SDHI0 on CN11 (needs DS2.4 set to ON) */
96987d96
KM
1193 gpio_request(GPIO_FN_SDHI0CD, NULL);
1194 gpio_request(GPIO_FN_SDHI0WP, NULL);
1195 gpio_request(GPIO_FN_SDHI0CMD, NULL);
1196 gpio_request(GPIO_FN_SDHI0CLK, NULL);
1197 gpio_request(GPIO_FN_SDHI0D3, NULL);
1198 gpio_request(GPIO_FN_SDHI0D2, NULL);
1199 gpio_request(GPIO_FN_SDHI0D1, NULL);
1200 gpio_request(GPIO_FN_SDHI0D0, NULL);
98779ad8
MD
1201 gpio_request(GPIO_PTB6, NULL);
1202 gpio_direction_output(GPIO_PTB6, 0);
96987d96 1203
1238c684 1204#if !defined(CONFIG_MMC_SH_MMCIF)
1ce4da7a 1205 /* enable SDHI1 on CN12 (needs DS2.6,7 set to ON,OFF) */
96987d96
KM
1206 gpio_request(GPIO_FN_SDHI1CD, NULL);
1207 gpio_request(GPIO_FN_SDHI1WP, NULL);
1208 gpio_request(GPIO_FN_SDHI1CMD, NULL);
1209 gpio_request(GPIO_FN_SDHI1CLK, NULL);
1210 gpio_request(GPIO_FN_SDHI1D3, NULL);
1211 gpio_request(GPIO_FN_SDHI1D2, NULL);
1212 gpio_request(GPIO_FN_SDHI1D1, NULL);
1213 gpio_request(GPIO_FN_SDHI1D0, NULL);
96987d96 1214 gpio_request(GPIO_PTB7, NULL);
98779ad8 1215 gpio_direction_output(GPIO_PTB7, 0);
96987d96
KM
1216
1217 /* I/O buffer drive ability is high for SDHI1 */
9d56dd3b 1218 __raw_writew((__raw_readw(IODRIVEA) & ~0x3000) | 0x2000 , IODRIVEA);
1238c684 1219#endif /* CONFIG_MMC_SH_MMCIF */
1ce4da7a
MD
1220#else
1221 /* enable MSIOF0 on CN11 (needs DS2.4 set to OFF) */
1222 gpio_request(GPIO_FN_MSIOF0_TXD, NULL);
1223 gpio_request(GPIO_FN_MSIOF0_RXD, NULL);
1224 gpio_request(GPIO_FN_MSIOF0_TSCK, NULL);
1225 gpio_request(GPIO_PTM4, NULL); /* software CS control of TSYNC pin */
1226 gpio_direction_output(GPIO_PTM4, 1); /* active low CS */
1227 gpio_request(GPIO_PTB6, NULL); /* 3.3V power control */
1228 gpio_direction_output(GPIO_PTB6, 0); /* disable power by default */
1229 gpio_request(GPIO_PTY6, NULL); /* write protect */
1230 gpio_direction_input(GPIO_PTY6);
1231 gpio_request(GPIO_PTY7, NULL); /* card detect */
1232 gpio_direction_input(GPIO_PTY7);
1233
1234 spi_register_board_info(spi_bus, ARRAY_SIZE(spi_bus));
1235#endif
96987d96 1236
207efd07
KM
1237 /* enable Video */
1238 gpio_request(GPIO_PTU2, NULL);
1239 gpio_direction_output(GPIO_PTU2, 1);
1240
9aa25d64
KM
1241 /* enable Camera */
1242 gpio_request(GPIO_PTA3, NULL);
1243 gpio_request(GPIO_PTA4, NULL);
1244 gpio_direction_output(GPIO_PTA3, 0);
1245 gpio_direction_output(GPIO_PTA4, 0);
1246
1980fdc4
KM
1247 /* enable FSI */
1248 gpio_request(GPIO_FN_FSIMCKB, NULL);
1249 gpio_request(GPIO_FN_FSIIBSD, NULL);
1250 gpio_request(GPIO_FN_FSIOBSD, NULL);
1251 gpio_request(GPIO_FN_FSIIBBCK, NULL);
1252 gpio_request(GPIO_FN_FSIIBLRCK, NULL);
1253 gpio_request(GPIO_FN_FSIOBBCK, NULL);
1254 gpio_request(GPIO_FN_FSIOBLRCK, NULL);
1255 gpio_request(GPIO_FN_CLKAUDIOBO, NULL);
1256
16afc9fb
KM
1257 /* set SPU2 clock to 83.4 MHz */
1258 clk = clk_get(NULL, "spu_clk");
56ea5109 1259 if (!IS_ERR(clk)) {
10305853
KM
1260 clk_set_rate(clk, clk_round_rate(clk, 83333333));
1261 clk_put(clk);
1262 }
16afc9fb 1263
1980fdc4
KM
1264 /* change parent of FSI B */
1265 clk = clk_get(NULL, "fsib_clk");
56ea5109 1266 if (!IS_ERR(clk)) {
10305853
KM
1267 clk_register(&fsimckb_clk);
1268 clk_set_parent(clk, &fsimckb_clk);
1269 clk_set_rate(clk, 11000);
1270 clk_set_rate(&fsimckb_clk, 11000);
1271 clk_put(clk);
1272 }
1980fdc4
KM
1273
1274 gpio_request(GPIO_PTU0, NULL);
1275 gpio_direction_output(GPIO_PTU0, 0);
1276 mdelay(20);
1277
ea440783
NH
1278 /* enable motion sensor */
1279 gpio_request(GPIO_FN_INTC_IRQ1, NULL);
1280 gpio_direction_input(GPIO_FN_INTC_IRQ1);
1281
6f26d19f
MD
1282 /* set VPU clock to 166 MHz */
1283 clk = clk_get(NULL, "vpu_clk");
56ea5109 1284 if (!IS_ERR(clk)) {
10305853
KM
1285 clk_set_rate(clk, clk_round_rate(clk, 166000000));
1286 clk_put(clk);
1287 }
6f26d19f 1288
26365716
KM
1289 /* enable IrDA */
1290 gpio_request(GPIO_FN_IRDA_OUT, NULL);
1291 gpio_request(GPIO_FN_IRDA_IN, NULL);
1292 gpio_request(GPIO_PTU5, NULL);
1293 gpio_direction_output(GPIO_PTU5, 0);
1294
1238c684
YG
1295#if defined(CONFIG_MMC_SH_MMCIF)
1296 /* enable MMCIF (needs DS2.6,7 set to OFF,ON) */
1297 gpio_request(GPIO_FN_MMC_D7, NULL);
1298 gpio_request(GPIO_FN_MMC_D6, NULL);
1299 gpio_request(GPIO_FN_MMC_D5, NULL);
1300 gpio_request(GPIO_FN_MMC_D4, NULL);
1301 gpio_request(GPIO_FN_MMC_D3, NULL);
1302 gpio_request(GPIO_FN_MMC_D2, NULL);
1303 gpio_request(GPIO_FN_MMC_D1, NULL);
1304 gpio_request(GPIO_FN_MMC_D0, NULL);
1305 gpio_request(GPIO_FN_MMC_CLK, NULL);
1306 gpio_request(GPIO_FN_MMC_CMD, NULL);
1307 gpio_request(GPIO_PTB7, NULL);
1308 gpio_direction_output(GPIO_PTB7, 0);
1309
1310 /* I/O buffer drive ability is high for MMCIF */
1311 __raw_writew((__raw_readw(IODRIVEA) & ~0x3000) | 0x2000 , IODRIVEA);
1312#endif
1313
125ecce6 1314 /* enable I2C device */
1980fdc4
KM
1315 i2c_register_board_info(0, i2c0_devices,
1316 ARRAY_SIZE(i2c0_devices));
1317
125ecce6
KM
1318 i2c_register_board_info(1, i2c1_devices,
1319 ARRAY_SIZE(i2c1_devices));
1320
aee5ab0b
GL
1321 /* VOU */
1322 gpio_request(GPIO_FN_DV_D15, NULL);
1323 gpio_request(GPIO_FN_DV_D14, NULL);
1324 gpio_request(GPIO_FN_DV_D13, NULL);
1325 gpio_request(GPIO_FN_DV_D12, NULL);
1326 gpio_request(GPIO_FN_DV_D11, NULL);
1327 gpio_request(GPIO_FN_DV_D10, NULL);
1328 gpio_request(GPIO_FN_DV_D9, NULL);
1329 gpio_request(GPIO_FN_DV_D8, NULL);
1330 gpio_request(GPIO_FN_DV_CLKI, NULL);
1331 gpio_request(GPIO_FN_DV_CLK, NULL);
1332 gpio_request(GPIO_FN_DV_VSYNC, NULL);
1333 gpio_request(GPIO_FN_DV_HSYNC, NULL);
1334
1335 /* AK8813 power / reset sequence */
1336 gpio_request(GPIO_PTG4, NULL);
1337 gpio_request(GPIO_PTU3, NULL);
1338 /* Reset */
1339 gpio_direction_output(GPIO_PTG4, 0);
1340 /* Power down */
1341 gpio_direction_output(GPIO_PTU3, 1);
1342
1343 udelay(10);
1344
1345 /* Power up, reset */
1346 gpio_set_value(GPIO_PTU3, 0);
1347
1348 udelay(10);
1349
1350 /* Remove reset */
1351 gpio_set_value(GPIO_PTG4, 1);
1352
4138b740
KM
1353 return platform_add_devices(ecovec_devices,
1354 ARRAY_SIZE(ecovec_devices));
1355}
4907d57f
KM
1356arch_initcall(arch_setup);
1357
1358static int __init devices_setup(void)
1359{
376abbb4 1360 sh_eth_init(&sh_eth_plat);
4907d57f
KM
1361 return 0;
1362}
1363device_initcall(devices_setup);
1364
4138b740
KM
1365static struct sh_machine_vector mv_ecovec __initmv = {
1366 .mv_name = "R0P7724 (EcoVec)",
1367};