[net-next-2.6.git] / arch / mn10300 / unit-asb2305 / pci-asb2305.c

/* ASB2305 PCI resource stuff
 *
 * Copyright (C) 2001 Red Hat, Inc. All Rights Reserved.
 * Written by David Howells (dhowells@redhat.com)
 * - Derived from arch/i386/pci-i386.c
 *   - Copyright 1997--2000 Martin Mares <mj@suse.cz>
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public Licence
 * as published by the Free Software Foundation; either version
 * 2 of the Licence, or (at your option) any later version.
 */
#include <linux/types.h>
#include <linux/kernel.h>
#include <linux/pci.h>
#include <linux/init.h>
#include <linux/ioport.h>
#include <linux/errno.h>
#include "pci-asb2305.h"

/*
 * We need to avoid collisions with `mirrored' VGA ports
 * and other strange ISA hardware, so we always want the
 * addresses to be allocated in the 0x000-0x0ff region
 * modulo 0x400.
 *
 * Why? Because some silly external IO cards only decode
 * the low 10 bits of the IO address. The 0x00-0xff region
 * is reserved for motherboard devices that decode all 16
 * bits, so it's ok to allocate at, say, 0x2800-0x28ff,
 * but we want to try to avoid allocating at 0x2900-0x2bff
 * which might have be mirrored at 0x0100-0x03ff..
 */
resource_size_t pcibios_align_resource(void *data, const struct resource *res,
				resource_size_t size, resource_size_t align)
{
	resource_size_t start = res->start;

#if 0
	struct pci_dev *dev = data;

	printk(KERN_DEBUG
	       "### PCIBIOS_ALIGN_RESOURCE(%s,,{%08lx-%08lx,%08lx},%lx)\n",
	       pci_name(dev),
	       res->start,
	       res->end,
	       res->flags,
	       size
	       );
#endif

	if ((res->flags & IORESOURCE_IO) && (start & 0x300))
		start = (start + 0x3ff) & ~0x3ff;

	return start;
}


/*
 *  Handle resources of PCI devices.  If the world were perfect, we could
 *  just allocate all the resource regions and do nothing more.  It isn't.
 *  On the other hand, we cannot just re-allocate all devices, as it would
 *  require us to know lots of host bridge internals.  So we attempt to
 *  keep as much of the original configuration as possible, but tweak it
 *  when it's found to be wrong.
 *
 *  Known BIOS problems we have to work around:
 *	- I/O or memory regions not configured
 *	- regions configured, but not enabled in the command register
 *	- bogus I/O addresses above 64K used
 *	- expansion ROMs left enabled (this may sound harmless, but given
 *	  the fact the PCI specs explicitly allow address decoders to be
 *	  shared between expansion ROMs and other resource regions, it's
 *	  at least dangerous)
 *
 *  Our solution:
 *	(1) Allocate resources for all buses behind PCI-to-PCI bridges.
 *	    This gives us fixed barriers on where we can allocate.
 *	(2) Allocate resources for all enabled devices.  If there is
 *	    a collision, just mark the resource as unallocated. Also
 *	    disable expansion ROMs during this step.
 *	(3) Try to allocate resources for disabled devices.  If the
 *	    resources were assigned correctly, everything goes well,
 *	    if they weren't, they won't disturb allocation of other
 *	    resources.
 *	(4) Assign new addresses to resources which were either
 *	    not configured at all or misconfigured.  If explicitly
 *	    requested by the user, configure expansion ROM address
 *	    as well.
 */
static void __init pcibios_allocate_bus_resources(struct list_head *bus_list)
{
	struct pci_bus *bus;
	struct pci_dev *dev;
	int idx;
	struct resource *r, *pr;

	/* Depth-First Search on bus tree */
	list_for_each_entry(bus, bus_list, node) {
		dev = bus->self;
		if (dev) {
			for (idx = PCI_BRIDGE_RESOURCES;
			     idx < PCI_NUM_RESOURCES;
			     idx++) {
				r = &dev->resource[idx];
				if (!r->flags)
					continue;
				pr = pci_find_parent_resource(dev, r);
				if (!r->start ||
				    !pr ||
				    request_resource(pr, r) < 0) {
					printk(KERN_ERR "PCI:"
					       " Cannot allocate resource"
					       " region %d of bridge %s\n",
					       idx, pci_name(dev));
					/* Something is wrong with the region.
					 * Invalidate the resource to prevent
					 * child resource allocations in this
					 * range. */
					r->start = r->end = 0;
					r->flags = 0;
				}
			}
		}
		pcibios_allocate_bus_resources(&bus->children);
	}
}

static void __init pcibios_allocate_resources(int pass)
{
	struct pci_dev *dev = NULL;
	int idx, disabled;
	u16 command;
	struct resource *r, *pr;

	for_each_pci_dev(dev) {
		pci_read_config_word(dev, PCI_COMMAND, &command);
		for (idx = 0; idx < 6; idx++) {
			r = &dev->resource[idx];
			if (r->parent)		/* Already allocated */
				continue;
			if (!r->start)		/* Address not assigned */
				continue;
			if (r->flags & IORESOURCE_IO)
				disabled = !(command & PCI_COMMAND_IO);
			else
				disabled = !(command & PCI_COMMAND_MEMORY);
			if (pass == disabled) {
				DBG("PCI[%s]: Resource %08lx-%08lx"
				    " (f=%lx, d=%d, p=%d)\n",
				    pci_name(dev), r->start, r->end, r->flags,
				    disabled, pass);
				pr = pci_find_parent_resource(dev, r);
				if (!pr || request_resource(pr, r) < 0) {
					printk(KERN_ERR "PCI:"
					       " Cannot allocate resource"
					       " region %d of device %s\n",
					       idx, pci_name(dev));
					/* We'll assign a new address later */
					r->end -= r->start;
					r->start = 0;
				}
			}
		}
		if (!pass) {
			r = &dev->resource[PCI_ROM_RESOURCE];
			if (r->flags & IORESOURCE_ROM_ENABLE) {
				/* Turn the ROM off, leave the resource region,
				 * but keep it unregistered. */
				u32 reg;
				DBG("PCI: Switching off ROM of %s\n",
				    pci_name(dev));
				r->flags &= ~IORESOURCE_ROM_ENABLE;
				pci_read_config_dword(
					dev, dev->rom_base_reg, &reg);
				pci_write_config_dword(
					dev, dev->rom_base_reg,
					reg & ~PCI_ROM_ADDRESS_ENABLE);
			}
		}
	}
}

static int __init pcibios_assign_resources(void)
{
	struct pci_dev *dev = NULL;
	struct resource *r, *pr;

	if (!(pci_probe & PCI_ASSIGN_ROMS)) {
		/* Try to use BIOS settings for ROMs, otherwise let
		   pci_assign_unassigned_resources() allocate the new
		   addresses. */
		for_each_pci_dev(dev) {
			r = &dev->resource[PCI_ROM_RESOURCE];
			if (!r->flags || !r->start)
				continue;
			pr = pci_find_parent_resource(dev, r);
			if (!pr || request_resource(pr, r) < 0) {
				r->end -= r->start;
				r->start = 0;
			}
		}
	}

	pci_assign_unassigned_resources();

	return 0;
}

fs_initcall(pcibios_assign_resources);

void __init pcibios_resource_survey(void)
{
	DBG("PCI: Allocating resources\n");
	pcibios_allocate_bus_resources(&pci_root_buses);
	pcibios_allocate_resources(0);
	pcibios_allocate_resources(1);
}

/*
 *  If we set up a device for bus mastering, we need to check the latency
 *  timer as certain crappy BIOSes forget to set it properly.
 */
unsigned int pcibios_max_latency = 255;

void pcibios_set_master(struct pci_dev *dev)
{
	u8 lat;

	pci_read_config_byte(dev, PCI_LATENCY_TIMER, &lat);

	if (lat < 16)
		lat = (64 <= pcibios_max_latency) ? 64 : pcibios_max_latency;
	else if (lat > pcibios_max_latency)
		lat = pcibios_max_latency;
	else
		return;

	pci_write_config_byte(dev, PCI_LATENCY_TIMER, lat);
}

int pci_mmap_page_range(struct pci_dev *dev, struct vm_area_struct *vma,
			enum pci_mmap_state mmap_state, int write_combine)
{
	unsigned long prot;

	/* Leave vm_pgoff as-is, the PCI space address is the physical
	 * address on this platform.
	 */
	vma->vm_flags |= VM_LOCKED | VM_IO;

	prot = pgprot_val(vma->vm_page_prot);
	prot &= ~_PAGE_CACHE;
	vma->vm_page_prot = __pgprot(prot);

	/* Write-combine setting is ignored */
	if (io_remap_pfn_range(vma, vma->vm_start, vma->vm_pgoff,
			       vma->vm_end - vma->vm_start,
			       vma->vm_page_prot))
		return -EAGAIN;

	return 0;
}
Commit	Line	Data
b920de1b DH	1	/* ASB2305 PCI resource stuff
	2	*
	3	* Copyright (C) 2001 Red Hat, Inc. All Rights Reserved.
	4	* Written by David Howells (dhowells@redhat.com)
	5	* - Derived from arch/i386/pci-i386.c
	6	* - Copyright 1997--2000 Martin Mares <mj@suse.cz>
	7	*
	8	* This program is free software; you can redistribute it and/or
	9	* modify it under the terms of the GNU General Public Licence
	10	* as published by the Free Software Foundation; either version
	11	* 2 of the Licence, or (at your option) any later version.
	12	*/
	13	#include <linux/types.h>
	14	#include <linux/kernel.h>
	15	#include <linux/pci.h>
	16	#include <linux/init.h>
	17	#include <linux/ioport.h>
	18	#include <linux/errno.h>
	19	#include "pci-asb2305.h"
	20
	21	/*
	22	* We need to avoid collisions with `mirrored' VGA ports
	23	* and other strange ISA hardware, so we always want the
	24	* addresses to be allocated in the 0x000-0x0ff region
	25	* modulo 0x400.
	26	*
	27	* Why? Because some silly external IO cards only decode
	28	* the low 10 bits of the IO address. The 0x00-0xff region
	29	* is reserved for motherboard devices that decode all 16
	30	* bits, so it's ok to allocate at, say, 0x2800-0x28ff,
	31	* but we want to try to avoid allocating at 0x2900-0x2bff
	32	* which might have be mirrored at 0x0100-0x03ff..
	33	*/
3b7a17fc	34	resource_size_t pcibios_align_resource(void data, const struct resource res,
b26b2d49	35	resource_size_t size, resource_size_t align)
b920de1b	36	{
b26b2d49 DB	37	resource_size_t start = res->start;
b26b2d49 DB	38
b920de1b DH	39	#if 0
	40	struct pci_dev *dev = data;
	41
	42	printk(KERN_DEBUG
	43	"### PCIBIOS_ALIGN_RESOURCE(%s,,{%08lx-%08lx,%08lx},%lx)\n",
	44	pci_name(dev),
	45	res->start,
	46	res->end,
	47	res->flags,
	48	size
	49	);
	50	#endif
	51
b26b2d49 DB	52	if ((res->flags & IORESOURCE_IO) && (start & 0x300))
b26b2d49 DB	53	start = (start + 0x3ff) & ~0x3ff;
b920de1b	54
b26b2d49	55	return start;
b920de1b DH	56	}
	57
	58
	59	/*
	60	* Handle resources of PCI devices. If the world were perfect, we could
	61	* just allocate all the resource regions and do nothing more. It isn't.
	62	* On the other hand, we cannot just re-allocate all devices, as it would
	63	* require us to know lots of host bridge internals. So we attempt to
	64	* keep as much of the original configuration as possible, but tweak it
	65	* when it's found to be wrong.
	66	*
	67	* Known BIOS problems we have to work around:
	68	* - I/O or memory regions not configured
	69	* - regions configured, but not enabled in the command register
	70	* - bogus I/O addresses above 64K used
	71	* - expansion ROMs left enabled (this may sound harmless, but given
	72	* the fact the PCI specs explicitly allow address decoders to be
	73	* shared between expansion ROMs and other resource regions, it's
	74	* at least dangerous)
	75	*
	76	* Our solution:
	77	* (1) Allocate resources for all buses behind PCI-to-PCI bridges.
	78	* This gives us fixed barriers on where we can allocate.
	79	* (2) Allocate resources for all enabled devices. If there is
	80	* a collision, just mark the resource as unallocated. Also
	81	* disable expansion ROMs during this step.
	82	* (3) Try to allocate resources for disabled devices. If the
	83	* resources were assigned correctly, everything goes well,
	84	* if they weren't, they won't disturb allocation of other
	85	* resources.
	86	* (4) Assign new addresses to resources which were either
	87	* not configured at all or misconfigured. If explicitly
	88	* requested by the user, configure expansion ROM address
	89	* as well.
	90	*/
	91	static void __init pcibios_allocate_bus_resources(struct list_head *bus_list)
	92	{
	93	struct pci_bus *bus;
	94	struct pci_dev *dev;
	95	int idx;
	96	struct resource r, pr;
	97
	98	/* Depth-First Search on bus tree */
	99	list_for_each_entry(bus, bus_list, node) {
	100	dev = bus->self;
	101	if (dev) {
	102	for (idx = PCI_BRIDGE_RESOURCES;
	103	idx < PCI_NUM_RESOURCES;
	104	idx++) {
	105	r = &dev->resource[idx];
	106	if (!r->flags)
	107	continue;
	108	pr = pci_find_parent_resource(dev, r);
	109	if (!r->start \|\|
	110	!pr \|\|
	111	request_resource(pr, r) < 0) {
	112	printk(KERN_ERR "PCI:"
	113	" Cannot allocate resource"
	114	" region %d of bridge %s\n",
	115	idx, pci_name(dev));
	116	/* Something is wrong with the region.
	117	* Invalidate the resource to prevent
	118	* child resource allocations in this
	119	* range. */
837c4ef1	120	r->start = r->end = 0;
b920de1b DH	121	r->flags = 0;
	122	}
	123	}
	124	}
	125	pcibios_allocate_bus_resources(&bus->children);
	126	}
	127	}
	128
	129	static void __init pcibios_allocate_resources(int pass)
	130	{
	131	struct pci_dev *dev = NULL;
	132	int idx, disabled;
	133	u16 command;
	134	struct resource r, pr;
	135
	136	for_each_pci_dev(dev) {
	137	pci_read_config_word(dev, PCI_COMMAND, &command);
	138	for (idx = 0; idx < 6; idx++) {
	139	r = &dev->resource[idx];
	140	if (r->parent) /* Already allocated */
	141	continue;
	142	if (!r->start) /* Address not assigned */
	143	continue;
	144	if (r->flags & IORESOURCE_IO)
	145	disabled = !(command & PCI_COMMAND_IO);
	146	else
	147	disabled = !(command & PCI_COMMAND_MEMORY);
	148	if (pass == disabled) {
	149	DBG("PCI[%s]: Resource %08lx-%08lx"
	150	" (f=%lx, d=%d, p=%d)\n",
	151	pci_name(dev), r->start, r->end, r->flags,
	152	disabled, pass);
	153	pr = pci_find_parent_resource(dev, r);
	154	if (!pr \|\| request_resource(pr, r) < 0) {
	155	printk(KERN_ERR "PCI:"
	156	" Cannot allocate resource"
	157	" region %d of device %s\n",
	158	idx, pci_name(dev));
	159	/* We'll assign a new address later */
	160	r->end -= r->start;
	161	r->start = 0;
	162	}
	163	}
	164	}
	165	if (!pass) {
	166	r = &dev->resource[PCI_ROM_RESOURCE];
	167	if (r->flags & IORESOURCE_ROM_ENABLE) {
	168	/* Turn the ROM off, leave the resource region,
	169	* but keep it unregistered. */
	170	u32 reg;
	171	DBG("PCI: Switching off ROM of %s\n",
	172	pci_name(dev));
	173	r->flags &= ~IORESOURCE_ROM_ENABLE;
	174	pci_read_config_dword(
	175	dev, dev->rom_base_reg, &reg);
	176	pci_write_config_dword(
	177	dev, dev->rom_base_reg,
	178	reg & ~PCI_ROM_ADDRESS_ENABLE);
	179	}
	180	}
	181	}
	182	}
	183
	184	static int __init pcibios_assign_resources(void)
185	{
186	struct pci_dev *dev = NULL;
187	struct resource r, pr;
188
189	if (!(pci_probe & PCI_ASSIGN_ROMS)) {
190	/* Try to use BIOS settings for ROMs, otherwise let
191	pci_assign_unassigned_resources() allocate the new
192	addresses. */
193	for_each_pci_dev(dev) {
194	r = &dev->resource[PCI_ROM_RESOURCE];
195	if (!r->flags \|\| !r->start)
196	continue;
197	pr = pci_find_parent_resource(dev, r);
198	if (!pr \|\| request_resource(pr, r) < 0) {
199	r->end -= r->start;
200	r->start = 0;
201	}
202	}
203	}
204
205	pci_assign_unassigned_resources();
206
207	return 0;
208	}
209
210	fs_initcall(pcibios_assign_resources);
211
212	void __init pcibios_resource_survey(void)
213	{
214	DBG("PCI: Allocating resources\n");
215	pcibios_allocate_bus_resources(&pci_root_buses);
216	pcibios_allocate_resources(0);
217	pcibios_allocate_resources(1);
218	}
219
b920de1b DH	220	/*
	221	* If we set up a device for bus mastering, we need to check the latency
	222	* timer as certain crappy BIOSes forget to set it properly.
	223	*/
	224	unsigned int pcibios_max_latency = 255;
	225
	226	void pcibios_set_master(struct pci_dev *dev)
	227	{
	228	u8 lat;
	229
	230	pci_read_config_byte(dev, PCI_LATENCY_TIMER, &lat);
	231
	232	if (lat < 16)
	233	lat = (64 <= pcibios_max_latency) ? 64 : pcibios_max_latency;
	234	else if (lat > pcibios_max_latency)
	235	lat = pcibios_max_latency;
	236	else
	237	return;
	238
	239	pci_write_config_byte(dev, PCI_LATENCY_TIMER, lat);
	240	}
	241
	242	int pci_mmap_page_range(struct pci_dev dev, struct vm_area_struct vma,
	243	enum pci_mmap_state mmap_state, int write_combine)
	244	{
	245	unsigned long prot;
	246
	247	/* Leave vm_pgoff as-is, the PCI space address is the physical
	248	* address on this platform.
	249	*/
	250	vma->vm_flags \|= VM_LOCKED \| VM_IO;
	251
	252	prot = pgprot_val(vma->vm_page_prot);
	253	prot &= ~_PAGE_CACHE;
	254	vma->vm_page_prot = __pgprot(prot);
	255
	256	/* Write-combine setting is ignored */
	257	if (io_remap_pfn_range(vma, vma->vm_start, vma->vm_pgoff,
	258	vma->vm_end - vma->vm_start,
	259	vma->vm_page_prot))
	260	return -EAGAIN;
	261
	262	return 0;
	263	}