]>
Commit | Line | Data |
---|---|---|
5be36d22 GY |
1 | /* |
2 | * file: include/asm-blackfin/mach-bf548/bfin_serial_5xx.h | |
3 | * based on: | |
4 | * author: | |
5 | * | |
6 | * created: | |
7 | * description: | |
8 | * blackfin serial driver head file | |
9 | * rev: | |
10 | * | |
11 | * modified: | |
12 | * | |
13 | * | |
14 | * bugs: enter bugs at http://blackfin.uclinux.org/ | |
15 | * | |
16 | * this program is free software; you can redistribute it and/or modify | |
17 | * it under the terms of the gnu general public license as published by | |
18 | * the free software foundation; either version 2, or (at your option) | |
19 | * any later version. | |
20 | * | |
21 | * this program is distributed in the hope that it will be useful, | |
22 | * but without any warranty; without even the implied warranty of | |
23 | * merchantability or fitness for a particular purpose. see the | |
24 | * gnu general public license for more details. | |
25 | * | |
26 | * you should have received a copy of the gnu general public license | |
27 | * along with this program; see the file copying. | |
28 | * if not, write to the free software foundation, | |
29 | * 59 temple place - suite 330, boston, ma 02111-1307, usa. | |
30 | */ | |
31 | ||
088eec11 RH |
32 | #include <linux/serial.h> |
33 | #include <asm/dma.h> | |
b99ab54d | 34 | #include <asm/portmux.h> |
088eec11 | 35 | |
088eec11 RH |
36 | #define UART_GET_CHAR(uart) bfin_read16(((uart)->port.membase + OFFSET_RBR)) |
37 | #define UART_GET_DLL(uart) bfin_read16(((uart)->port.membase + OFFSET_DLL)) | |
088eec11 | 38 | #define UART_GET_DLH(uart) bfin_read16(((uart)->port.membase + OFFSET_DLH)) |
24a07a12 | 39 | #define UART_GET_IER(uart) bfin_read16(((uart)->port.membase + OFFSET_IER_SET)) |
088eec11 RH |
40 | #define UART_GET_LCR(uart) bfin_read16(((uart)->port.membase + OFFSET_LCR)) |
41 | #define UART_GET_LSR(uart) bfin_read16(((uart)->port.membase + OFFSET_LSR)) | |
42 | #define UART_GET_GCTL(uart) bfin_read16(((uart)->port.membase + OFFSET_GCTL)) | |
db288381 SZ |
43 | #define UART_GET_MSR(uart) bfin_read16(((uart)->port.membase + OFFSET_MSR)) |
44 | #define UART_GET_MCR(uart) bfin_read16(((uart)->port.membase + OFFSET_MCR)) | |
088eec11 RH |
45 | |
46 | #define UART_PUT_CHAR(uart,v) bfin_write16(((uart)->port.membase + OFFSET_THR),v) | |
47 | #define UART_PUT_DLL(uart,v) bfin_write16(((uart)->port.membase + OFFSET_DLL),v) | |
24a07a12 RH |
48 | #define UART_SET_IER(uart,v) bfin_write16(((uart)->port.membase + OFFSET_IER_SET),v) |
49 | #define UART_CLEAR_IER(uart,v) bfin_write16(((uart)->port.membase + OFFSET_IER_CLEAR),v) | |
088eec11 | 50 | #define UART_PUT_DLH(uart,v) bfin_write16(((uart)->port.membase + OFFSET_DLH),v) |
24a07a12 | 51 | #define UART_PUT_LSR(uart,v) bfin_write16(((uart)->port.membase + OFFSET_LSR),v) |
088eec11 | 52 | #define UART_PUT_LCR(uart,v) bfin_write16(((uart)->port.membase + OFFSET_LCR),v) |
0bcfd70e | 53 | #define UART_CLEAR_LSR(uart) bfin_write16(((uart)->port.membase + OFFSET_LSR), -1) |
088eec11 | 54 | #define UART_PUT_GCTL(uart,v) bfin_write16(((uart)->port.membase + OFFSET_GCTL),v) |
db288381 | 55 | #define UART_PUT_MCR(uart,v) bfin_write16(((uart)->port.membase + OFFSET_MCR),v) |
088eec11 | 56 | |
45828b81 MF |
57 | #define UART_SET_DLAB(uart) /* MMRs not muxed on BF54x */ |
58 | #define UART_CLEAR_DLAB(uart) /* MMRs not muxed on BF54x */ | |
59 | ||
1feaa51d SZ |
60 | #define UART_GET_CTS(x) (UART_GET_MSR(x) & CTS) |
61 | #define UART_SET_RTS(x) (UART_PUT_MCR(x, UART_GET_MCR(x) | MRTS)) | |
62 | #define UART_CLEAR_RTS(x) (UART_PUT_MCR(x, UART_GET_MCR(x) & ~MRTS)) | |
63 | #define UART_ENABLE_INTS(x, v) UART_SET_IER(x, v) | |
64 | #define UART_DISABLE_INTS(x) UART_CLEAR_IER(x, 0xF) | |
65 | ||
97d4b35f | 66 | #if defined(CONFIG_BFIN_UART0_CTSRTS) || defined(CONFIG_BFIN_UART2_CTSRTS) |
088eec11 RH |
67 | # define CONFIG_SERIAL_BFIN_CTSRTS |
68 | ||
69 | # ifndef CONFIG_UART0_CTS_PIN | |
70 | # define CONFIG_UART0_CTS_PIN -1 | |
71 | # endif | |
72 | ||
73 | # ifndef CONFIG_UART0_RTS_PIN | |
74 | # define CONFIG_UART0_RTS_PIN -1 | |
75 | # endif | |
76 | ||
97d4b35f TP |
77 | # ifndef CONFIG_UART2_CTS_PIN |
78 | # define CONFIG_UART2_CTS_PIN -1 | |
088eec11 RH |
79 | # endif |
80 | ||
97d4b35f TP |
81 | # ifndef CONFIG_UART2_RTS_PIN |
82 | # define CONFIG_UART2_RTS_PIN -1 | |
088eec11 RH |
83 | # endif |
84 | #endif | |
b3ef5aba GY |
85 | |
86 | #define BFIN_UART_TX_FIFO_SIZE 2 | |
87 | ||
088eec11 RH |
88 | /* |
89 | * The pin configuration is different from schematic | |
90 | */ | |
91 | struct bfin_serial_port { | |
92 | struct uart_port port; | |
93 | unsigned int old_status; | |
94 | #ifdef CONFIG_SERIAL_BFIN_DMA | |
95 | int tx_done; | |
96 | int tx_count; | |
97 | struct circ_buf rx_dma_buf; | |
98 | struct timer_list rx_dma_timer; | |
99 | int rx_dma_nrows; | |
100 | unsigned int tx_dma_channel; | |
101 | unsigned int rx_dma_channel; | |
102 | struct work_struct tx_dma_workqueue; | |
088eec11 RH |
103 | #endif |
104 | #ifdef CONFIG_SERIAL_BFIN_CTSRTS | |
f30ac0ce | 105 | struct timer_list cts_timer; |
088eec11 RH |
106 | int cts_pin; |
107 | int rts_pin; | |
108 | #endif | |
109 | }; | |
110 | ||
088eec11 RH |
111 | struct bfin_serial_res { |
112 | unsigned long uart_base_addr; | |
113 | int uart_irq; | |
114 | #ifdef CONFIG_SERIAL_BFIN_DMA | |
115 | unsigned int uart_tx_dma_channel; | |
116 | unsigned int uart_rx_dma_channel; | |
117 | #endif | |
118 | #ifdef CONFIG_SERIAL_BFIN_CTSRTS | |
119 | int uart_cts_pin; | |
120 | int uart_rts_pin; | |
121 | #endif | |
122 | }; | |
123 | ||
124 | struct bfin_serial_res bfin_serial_resource[] = { | |
125 | #ifdef CONFIG_SERIAL_BFIN_UART0 | |
126 | { | |
127 | 0xFFC00400, | |
128 | IRQ_UART0_RX, | |
129 | #ifdef CONFIG_SERIAL_BFIN_DMA | |
130 | CH_UART0_TX, | |
131 | CH_UART0_RX, | |
132 | #endif | |
97d4b35f | 133 | #ifdef CONFIG_SERIAL_BFIN_CTSRTS |
088eec11 RH |
134 | CONFIG_UART0_CTS_PIN, |
135 | CONFIG_UART0_RTS_PIN, | |
136 | #endif | |
137 | }, | |
138 | #endif | |
139 | #ifdef CONFIG_SERIAL_BFIN_UART1 | |
140 | { | |
141 | 0xFFC02000, | |
142 | IRQ_UART1_RX, | |
143 | #ifdef CONFIG_SERIAL_BFIN_DMA | |
144 | CH_UART1_TX, | |
145 | CH_UART1_RX, | |
97d4b35f TP |
146 | #endif |
147 | #ifdef CONFIG_SERIAL_BFIN_CTSRTS | |
148 | 0, | |
149 | 0, | |
088eec11 | 150 | #endif |
24a07a12 RH |
151 | }, |
152 | #endif | |
153 | #ifdef CONFIG_SERIAL_BFIN_UART2 | |
154 | { | |
155 | 0xFFC02100, | |
156 | IRQ_UART2_RX, | |
157 | #ifdef CONFIG_SERIAL_BFIN_DMA | |
158 | CH_UART2_TX, | |
159 | CH_UART2_RX, | |
160 | #endif | |
97d4b35f | 161 | #ifdef CONFIG_SERIAL_BFIN_CTSRTS |
24a07a12 RH |
162 | CONFIG_UART2_CTS_PIN, |
163 | CONFIG_UART2_RTS_PIN, | |
164 | #endif | |
165 | }, | |
166 | #endif | |
167 | #ifdef CONFIG_SERIAL_BFIN_UART3 | |
168 | { | |
169 | 0xFFC03100, | |
170 | IRQ_UART3_RX, | |
171 | #ifdef CONFIG_SERIAL_BFIN_DMA | |
172 | CH_UART3_TX, | |
173 | CH_UART3_RX, | |
97d4b35f TP |
174 | #endif |
175 | #ifdef CONFIG_SERIAL_BFIN_CTSRTS | |
176 | 0, | |
177 | 0, | |
088eec11 RH |
178 | #endif |
179 | }, | |
180 | #endif | |
181 | }; | |
182 | ||
b99ab54d | 183 | #define DRIVER_NAME "bfin-uart" |