]> bbs.cooldavid.org Git - net-next-2.6.git/blame - arch/arm/mach-s3c2410/mach-h1940.c
ARM: SAMSUNG: Add plat-samsung as starting point for plat-s3c* moves
[net-next-2.6.git] / arch / arm / mach-s3c2410 / mach-h1940.c
CommitLineData
1da177e4
LT
1/* linux/arch/arm/mach-s3c2410/mach-h1940.c
2 *
3 * Copyright (c) 2003-2005 Simtec Electronics
4 * Ben Dooks <ben@simtec.co.uk>
5 *
6 * http://www.handhelds.org/projects/h1940.html
7 *
8 * This program is free software; you can redistribute it and/or modify
9 * it under the terms of the GNU General Public License version 2 as
10 * published by the Free Software Foundation.
11 *
1da177e4
LT
12*/
13
14#include <linux/kernel.h>
15#include <linux/types.h>
16#include <linux/interrupt.h>
17#include <linux/list.h>
18#include <linux/timer.h>
19#include <linux/init.h>
333a42e1 20#include <linux/sysdev.h>
b6d1f542 21#include <linux/serial_core.h>
d052d1be 22#include <linux/platform_device.h>
fced80c7 23#include <linux/io.h>
1da177e4
LT
24
25#include <asm/mach/arch.h>
26#include <asm/mach/map.h>
27#include <asm/mach/irq.h>
28
a09e64fb 29#include <mach/hardware.h>
1da177e4
LT
30#include <asm/irq.h>
31#include <asm/mach-types.h>
32
a2b7ba9c 33#include <plat/regs-serial.h>
a09e64fb
RK
34#include <mach/regs-lcd.h>
35#include <mach/regs-gpio.h>
36#include <mach/regs-clock.h>
f92273c1 37
a09e64fb
RK
38#include <mach/h1940.h>
39#include <mach/h1940-latch.h>
40#include <mach/fb.h>
57bd4b91 41#include <plat/udc.h>
3e1b776c 42#include <plat/iic.h>
1da177e4 43
d5120ae7 44#include <plat/clock.h>
a2b7ba9c
BD
45#include <plat/devs.h>
46#include <plat/cpu.h>
e24b864a 47#include <plat/pll.h>
a2b7ba9c 48#include <plat/pm.h>
1da177e4
LT
49
50static struct map_desc h1940_iodesc[] __initdata = {
e1981680
BD
51 [0] = {
52 .virtual = (unsigned long)H1940_LATCH,
53 .pfn = __phys_to_pfn(H1940_PA_LATCH),
54 .length = SZ_16K,
55 .type = MT_DEVICE
56 },
1da177e4
LT
57};
58
59#define UCON S3C2410_UCON_DEFAULT | S3C2410_UCON_UCLK
60#define ULCON S3C2410_LCON_CS8 | S3C2410_LCON_PNONE | S3C2410_LCON_STOPB
61#define UFCON S3C2410_UFCON_RXTRIG8 | S3C2410_UFCON_FIFOMODE
62
66a9b49a 63static struct s3c2410_uartcfg h1940_uartcfgs[] __initdata = {
1da177e4
LT
64 [0] = {
65 .hwport = 0,
66 .flags = 0,
67 .ucon = 0x3c5,
68 .ulcon = 0x03,
69 .ufcon = 0x51,
70 },
71 [1] = {
72 .hwport = 1,
73 .flags = 0,
74 .ucon = 0x245,
75 .ulcon = 0x03,
76 .ufcon = 0x00,
77 },
78 /* IR port */
79 [2] = {
80 .hwport = 2,
81 .flags = 0,
82 .uart_flags = UPF_CONS_FLOW,
83 .ucon = 0x3c5,
84 .ulcon = 0x43,
85 .ufcon = 0x51,
86 }
87};
88
e1981680
BD
89/* Board control latch control */
90
91static unsigned int latch_state = H1940_LATCH_DEFAULT;
92
93void h1940_latch_control(unsigned int clear, unsigned int set)
94{
95 unsigned long flags;
96
97 local_irq_save(flags);
98
99 latch_state &= ~clear;
100 latch_state |= set;
101
102 __raw_writel(latch_state, H1940_LATCH);
103
104 local_irq_restore(flags);
105}
106
107EXPORT_SYMBOL_GPL(h1940_latch_control);
1da177e4 108
71a9c424
AP
109static void h1940_udc_pullup(enum s3c2410_udc_cmd_e cmd)
110{
111 printk(KERN_DEBUG "udc: pullup(%d)\n",cmd);
112
113 switch (cmd)
114 {
115 case S3C2410_UDC_P_ENABLE :
116 h1940_latch_control(0, H1940_LATCH_USB_DP);
117 break;
118 case S3C2410_UDC_P_DISABLE :
119 h1940_latch_control(H1940_LATCH_USB_DP, 0);
120 break;
121 case S3C2410_UDC_P_RESET :
122 break;
123 default:
124 break;
125 }
126}
127
128static struct s3c2410_udc_mach_info h1940_udc_cfg __initdata = {
129 .udc_command = h1940_udc_pullup,
070276d5 130 .vbus_pin = S3C2410_GPG(5),
71a9c424
AP
131 .vbus_pin_inverted = 1,
132};
133
134
f92273c1
AP
135/**
136 * Set lcd on or off
137 **/
09fe75f6 138static struct s3c2410fb_display h1940_lcd __initdata = {
f28ef573
KH
139 .lcdcon5= S3C2410_LCDCON5_FRM565 | \
140 S3C2410_LCDCON5_INVVLINE | \
141 S3C2410_LCDCON5_HWSWP,
09fe75f6 142
1f411537 143 .type = S3C2410_LCDCON1_TFT,
09fe75f6
KH
144 .width = 240,
145 .height = 320,
69816699 146 .pixclock = 260000,
09fe75f6
KH
147 .xres = 240,
148 .yres = 320,
149 .bpp = 16,
1f411537
KH
150 .left_margin = 20,
151 .right_margin = 8,
93d11f5a 152 .hsync_len = 4,
5f20f69b
KH
153 .upper_margin = 8,
154 .lower_margin = 7,
93d11f5a 155 .vsync_len = 1,
09fe75f6
KH
156};
157
158static struct s3c2410fb_mach_info h1940_fb_info __initdata = {
09fe75f6
KH
159 .displays = &h1940_lcd,
160 .num_displays = 1,
161 .default_display = 0,
162
f92273c1
AP
163 .lpcsel= 0x02,
164 .gpccon= 0xaa940659,
165 .gpccon_mask= 0xffffffff,
166 .gpcup= 0x0000ffff,
167 .gpcup_mask= 0xffffffff,
168 .gpdcon= 0xaa84aaa0,
169 .gpdcon_mask= 0xffffffff,
170 .gpdup= 0x0000faff,
171 .gpdup_mask= 0xffffffff,
f92273c1 172};
1da177e4 173
d2a76020
AP
174static struct platform_device s3c_device_leds = {
175 .name = "h1940-leds",
176 .id = -1,
177};
178
7fdc7849
AP
179static struct platform_device s3c_device_bluetooth = {
180 .name = "h1940-bt",
181 .id = -1,
182};
183
1da177e4
LT
184static struct platform_device *h1940_devices[] __initdata = {
185 &s3c_device_usb,
186 &s3c_device_lcd,
187 &s3c_device_wdt,
3e1b776c 188 &s3c_device_i2c0,
1da177e4 189 &s3c_device_iis,
71a9c424 190 &s3c_device_usbgadget,
d2a76020 191 &s3c_device_leds,
7fdc7849 192 &s3c_device_bluetooth,
1da177e4
LT
193};
194
5fe10ab1 195static void __init h1940_map_io(void)
1da177e4
LT
196{
197 s3c24xx_init_io(h1940_iodesc, ARRAY_SIZE(h1940_iodesc));
198 s3c24xx_init_clocks(0);
199 s3c24xx_init_uarts(h1940_uartcfgs, ARRAY_SIZE(h1940_uartcfgs));
9073341c
BD
200
201 /* setup PM */
202
b1dfe1f1 203#ifdef CONFIG_PM_H1940
9073341c 204 memcpy(phys_to_virt(H1940_SUSPEND_RESUMEAT), h1940_pm_return, 1024);
b1dfe1f1 205#endif
4e59c25d 206 s3c_pm_init();
1da177e4
LT
207}
208
5fe10ab1 209static void __init h1940_init_irq(void)
1da177e4
LT
210{
211 s3c24xx_init_irq();
1da177e4
LT
212}
213
5fe10ab1 214static void __init h1940_init(void)
f92273c1 215{
71a9c424
AP
216 u32 tmp;
217
09fe75f6 218 s3c24xx_fb_set_platdata(&h1940_fb_info);
71a9c424 219 s3c24xx_udc_set_platdata(&h1940_udc_cfg);
3e1b776c 220 s3c_i2c0_set_platdata(NULL);
71a9c424
AP
221
222 /* Turn off suspend on both USB ports, and switch the
223 * selectable USB port to USB device mode. */
224
225 s3c2410_modify_misccr(S3C2410_MISCCR_USBHOST |
226 S3C2410_MISCCR_USBSUSPND0 |
227 S3C2410_MISCCR_USBSUSPND1, 0x0);
228
e24b864a
BD
229 tmp = (0x78 << S3C24XX_PLLCON_MDIVSHIFT)
230 | (0x02 << S3C24XX_PLLCON_PDIVSHIFT)
231 | (0x03 << S3C24XX_PLLCON_SDIVSHIFT);
71a9c424 232 writel(tmp, S3C2410_UPLLCON);
57e5171c
BD
233
234 platform_add_devices(h1940_devices, ARRAY_SIZE(h1940_devices));
f92273c1
AP
235}
236
1da177e4 237MACHINE_START(H1940, "IPAQ-H1940")
e9dea0c6 238 /* Maintainer: Ben Dooks <ben@fluff.org> */
e9dea0c6
RK
239 .phys_io = S3C2410_PA_UART,
240 .io_pg_offst = (((u32)S3C24XX_VA_UART) >> 18) & 0xfffc,
241 .boot_params = S3C2410_SDRAM_PA + 0x100,
242 .map_io = h1940_map_io,
243 .init_irq = h1940_init_irq,
71a9c424 244 .init_machine = h1940_init,
1da177e4
LT
245 .timer = &s3c24xx_timer,
246MACHINE_END