]>
Commit | Line | Data |
---|---|---|
fc80a5e3 JB |
1 | /* |
2 | * Author: MontaVista Software, Inc. | |
3 | * <source@mvista.com> | |
4 | * | |
5 | * Based on the OMAP devices.c | |
6 | * | |
7 | * 2005 (c) MontaVista Software, Inc. This file is licensed under the | |
8 | * terms of the GNU General Public License version 2. This program is | |
9 | * licensed "as is" without any warranty of any kind, whether express | |
10 | * or implied. | |
11 | * | |
12 | * Copyright 2006-2007 Freescale Semiconductor, Inc. All Rights Reserved. | |
13 | * Copyright 2008 Juergen Beisert, kernel@pengutronix.de | |
14 | * | |
15 | * This program is free software; you can redistribute it and/or | |
16 | * modify it under the terms of the GNU General Public License | |
17 | * as published by the Free Software Foundation; either version 2 | |
18 | * of the License, or (at your option) any later version. | |
19 | * This program is distributed in the hope that it will be useful, | |
20 | * but WITHOUT ANY WARRANTY; without even the implied warranty of | |
21 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the | |
22 | * GNU General Public License for more details. | |
23 | * | |
24 | * You should have received a copy of the GNU General Public License | |
25 | * along with this program; if not, write to the Free Software | |
26 | * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, | |
27 | * MA 02110-1301, USA. | |
28 | */ | |
29 | #include <linux/module.h> | |
30 | #include <linux/kernel.h> | |
31 | #include <linux/init.h> | |
32 | #include <linux/platform_device.h> | |
33 | #include <linux/gpio.h> | |
34 | ||
80b02c17 | 35 | #include <mach/irqs.h> |
a09e64fb | 36 | #include <mach/hardware.h> |
058b7a6f | 37 | #include <mach/common.h> |
1a02be0e | 38 | #include <mach/mmc.h> |
058b7a6f HS |
39 | |
40 | #include "devices.h" | |
fc80a5e3 | 41 | |
f420db84 SH |
42 | /* |
43 | * SPI master controller | |
44 | * | |
45 | * - i.MX1: 2 channel (slighly different register setting) | |
46 | * - i.MX21: 2 channel | |
47 | * - i.MX27: 3 channel | |
48 | */ | |
68c94b40 UKK |
49 | #define DEFINE_IMX_SPI_DEVICE(n, baseaddr, irq) \ |
50 | static struct resource mxc_spi_resources ## n[] = { \ | |
51 | { \ | |
52 | .start = baseaddr, \ | |
53 | .end = baseaddr + SZ_4K - 1, \ | |
54 | .flags = IORESOURCE_MEM, \ | |
55 | }, { \ | |
56 | .start = irq, \ | |
57 | .end = irq, \ | |
58 | .flags = IORESOURCE_IRQ, \ | |
59 | }, \ | |
60 | }; \ | |
61 | \ | |
62 | struct platform_device mxc_spi_device ## n = { \ | |
63 | .name = "spi_imx", \ | |
64 | .id = n, \ | |
65 | .num_resources = ARRAY_SIZE(mxc_spi_resources ## n), \ | |
66 | .resource = mxc_spi_resources ## n, \ | |
67 | } | |
f420db84 | 68 | |
68c94b40 UKK |
69 | DEFINE_IMX_SPI_DEVICE(0, MX2x_CSPI1_BASE_ADDR, MX2x_INT_CSPI1); |
70 | DEFINE_IMX_SPI_DEVICE(1, MX2x_CSPI2_BASE_ADDR, MX2x_INT_CSPI2); | |
f420db84 SH |
71 | |
72 | #ifdef CONFIG_MACH_MX27 | |
68c94b40 | 73 | DEFINE_IMX_SPI_DEVICE(2, MX27_CSPI3_BASE_ADDR, MX27_INT_CSPI3); |
f420db84 SH |
74 | #endif |
75 | ||
fc80a5e3 JB |
76 | /* |
77 | * General Purpose Timer | |
bf50bcc2 SH |
78 | * - i.MX21: 3 timers |
79 | * - i.MX27: 6 timers | |
fc80a5e3 | 80 | */ |
2b84a364 UKK |
81 | #define DEFINE_IMX_GPT_DEVICE(n, baseaddr, irq) \ |
82 | static struct resource timer ## n ##_resources[] = { \ | |
83 | { \ | |
84 | .start = baseaddr, \ | |
85 | .end = baseaddr + SZ_4K - 1, \ | |
86 | .flags = IORESOURCE_MEM, \ | |
87 | }, { \ | |
88 | .start = irq, \ | |
89 | .end = irq, \ | |
90 | .flags = IORESOURCE_IRQ, \ | |
91 | } \ | |
92 | }; \ | |
93 | \ | |
94 | struct platform_device mxc_gpt ## n = { \ | |
95 | .name = "imx_gpt", \ | |
96 | .id = n, \ | |
97 | .num_resources = ARRAY_SIZE(timer ## n ## _resources), \ | |
98 | .resource = timer ## n ## _resources, \ | |
fc80a5e3 | 99 | } |
fc80a5e3 | 100 | |
2b84a364 UKK |
101 | /* We use gpt1 as system timer, so do not add a device for this one */ |
102 | DEFINE_IMX_GPT_DEVICE(1, MX2x_GPT2_BASE_ADDR, MX2x_INT_GPT2); | |
103 | DEFINE_IMX_GPT_DEVICE(2, MX2x_GPT3_BASE_ADDR, MX2x_INT_GPT3); | |
fc80a5e3 JB |
104 | |
105 | #ifdef CONFIG_MACH_MX27 | |
2b84a364 UKK |
106 | DEFINE_IMX_GPT_DEVICE(3, MX27_GPT4_BASE_ADDR, MX27_INT_GPT4); |
107 | DEFINE_IMX_GPT_DEVICE(4, MX27_GPT5_BASE_ADDR, MX27_INT_GPT5); | |
108 | DEFINE_IMX_GPT_DEVICE(5, MX27_GPT6_BASE_ADDR, MX27_INT_GPT6); | |
fc80a5e3 JB |
109 | #endif |
110 | ||
111 | /* | |
112 | * Watchdog: | |
113 | * - i.MX1 | |
114 | * - i.MX21 | |
115 | * - i.MX27 | |
116 | */ | |
117 | static struct resource mxc_wdt_resources[] = { | |
118 | { | |
119 | .start = WDOG_BASE_ADDR, | |
120 | .end = WDOG_BASE_ADDR + 0x30, | |
121 | .flags = IORESOURCE_MEM, | |
122 | }, | |
123 | }; | |
124 | ||
125 | struct platform_device mxc_wdt = { | |
126 | .name = "mxc_wdt", | |
127 | .id = 0, | |
128 | .num_resources = ARRAY_SIZE(mxc_wdt_resources), | |
129 | .resource = mxc_wdt_resources, | |
130 | }; | |
131 | ||
3d89baa7 SH |
132 | static struct resource mxc_w1_master_resources[] = { |
133 | { | |
134 | .start = OWIRE_BASE_ADDR, | |
135 | .end = OWIRE_BASE_ADDR + SZ_4K - 1, | |
136 | .flags = IORESOURCE_MEM, | |
137 | }, | |
138 | }; | |
139 | ||
140 | struct platform_device mxc_w1_master_device = { | |
141 | .name = "mxc_w1", | |
142 | .id = 0, | |
143 | .num_resources = ARRAY_SIZE(mxc_w1_master_resources), | |
144 | .resource = mxc_w1_master_resources, | |
145 | }; | |
146 | ||
02870978 SH |
147 | static struct resource mxc_nand_resources[] = { |
148 | { | |
149 | .start = NFC_BASE_ADDR, | |
150 | .end = NFC_BASE_ADDR + 0xfff, | |
bf50bcc2 | 151 | .flags = IORESOURCE_MEM, |
02870978 SH |
152 | }, { |
153 | .start = MXC_INT_NANDFC, | |
154 | .end = MXC_INT_NANDFC, | |
bf50bcc2 | 155 | .flags = IORESOURCE_IRQ, |
02870978 SH |
156 | }, |
157 | }; | |
158 | ||
159 | struct platform_device mxc_nand_device = { | |
160 | .name = "mxc_nand", | |
161 | .id = 0, | |
162 | .num_resources = ARRAY_SIZE(mxc_nand_resources), | |
163 | .resource = mxc_nand_resources, | |
164 | }; | |
165 | ||
e4813551 HS |
166 | /* |
167 | * lcdc: | |
168 | * - i.MX1: the basic controller | |
169 | * - i.MX21: to be checked | |
170 | * - i.MX27: like i.MX1, with slightly variations | |
171 | */ | |
172 | static struct resource mxc_fb[] = { | |
173 | { | |
174 | .start = LCDC_BASE_ADDR, | |
175 | .end = LCDC_BASE_ADDR + 0xFFF, | |
176 | .flags = IORESOURCE_MEM, | |
bf50bcc2 | 177 | }, { |
e4813551 HS |
178 | .start = MXC_INT_LCDC, |
179 | .end = MXC_INT_LCDC, | |
180 | .flags = IORESOURCE_IRQ, | |
181 | } | |
182 | }; | |
183 | ||
184 | /* mxc lcd driver */ | |
185 | struct platform_device mxc_fb_device = { | |
186 | .name = "imx-fb", | |
187 | .id = 0, | |
188 | .num_resources = ARRAY_SIZE(mxc_fb), | |
189 | .resource = mxc_fb, | |
190 | .dev = { | |
191 | .coherent_dma_mask = 0xFFFFFFFF, | |
192 | }, | |
193 | }; | |
194 | ||
879fea1b SH |
195 | #ifdef CONFIG_MACH_MX27 |
196 | static struct resource mxc_fec_resources[] = { | |
197 | { | |
198 | .start = FEC_BASE_ADDR, | |
199 | .end = FEC_BASE_ADDR + 0xfff, | |
bf50bcc2 | 200 | .flags = IORESOURCE_MEM, |
879fea1b SH |
201 | }, { |
202 | .start = MXC_INT_FEC, | |
203 | .end = MXC_INT_FEC, | |
bf50bcc2 | 204 | .flags = IORESOURCE_IRQ, |
879fea1b SH |
205 | }, |
206 | }; | |
207 | ||
208 | struct platform_device mxc_fec_device = { | |
209 | .name = "fec", | |
210 | .id = 0, | |
211 | .num_resources = ARRAY_SIZE(mxc_fec_resources), | |
212 | .resource = mxc_fec_resources, | |
213 | }; | |
e4813551 HS |
214 | #endif |
215 | ||
9309b2ba UKK |
216 | #define DEFINE_IMX_I2C_DEVICE(n, baseaddr, irq) \ |
217 | static struct resource mxc_i2c_resources ## n[] = { \ | |
218 | { \ | |
219 | .start = baseaddr, \ | |
220 | .end = baseaddr + SZ_4K - 1, \ | |
221 | .flags = IORESOURCE_MEM, \ | |
222 | }, { \ | |
223 | .start = irq, \ | |
224 | .end = irq, \ | |
225 | .flags = IORESOURCE_IRQ, \ | |
226 | } \ | |
227 | }; \ | |
228 | \ | |
229 | struct platform_device mxc_i2c_device ## n = { \ | |
230 | .name = "imx-i2c", \ | |
231 | .id = n, \ | |
232 | .num_resources = ARRAY_SIZE(mxc_i2c_resources ## n), \ | |
233 | .resource = mxc_i2c_resources ## n, \ | |
c5d4dbff | 234 | } |
c5d4dbff | 235 | |
9309b2ba | 236 | DEFINE_IMX_I2C_DEVICE(0, MX2x_I2C_BASE_ADDR, MX2x_INT_I2C); |
c5d4dbff SH |
237 | |
238 | #ifdef CONFIG_MACH_MX27 | |
9309b2ba | 239 | DEFINE_IMX_I2C_DEVICE(1, MX27_I2C2_BASE_ADDR, MX27_INT_I2C2); |
c5d4dbff SH |
240 | #endif |
241 | ||
824b16e6 | 242 | static struct resource mxc_pwm_resources[] = { |
bf50bcc2 | 243 | { |
824b16e6 SH |
244 | .start = PWM_BASE_ADDR, |
245 | .end = PWM_BASE_ADDR + 0x0fff, | |
bf50bcc2 SH |
246 | .flags = IORESOURCE_MEM, |
247 | }, { | |
824b16e6 SH |
248 | .start = MXC_INT_PWM, |
249 | .end = MXC_INT_PWM, | |
250 | .flags = IORESOURCE_IRQ, | |
251 | } | |
252 | }; | |
253 | ||
254 | struct platform_device mxc_pwm_device = { | |
255 | .name = "mxc_pwm", | |
256 | .id = 0, | |
257 | .num_resources = ARRAY_SIZE(mxc_pwm_resources), | |
bf50bcc2 | 258 | .resource = mxc_pwm_resources, |
824b16e6 SH |
259 | }; |
260 | ||
1a02be0e SH |
261 | /* |
262 | * Resource definition for the MXC SDHC | |
263 | */ | |
264 | static struct resource mxc_sdhc1_resources[] = { | |
bf50bcc2 SH |
265 | { |
266 | .start = SDHC1_BASE_ADDR, | |
267 | .end = SDHC1_BASE_ADDR + SZ_4K - 1, | |
268 | .flags = IORESOURCE_MEM, | |
269 | }, { | |
270 | .start = MXC_INT_SDHC1, | |
271 | .end = MXC_INT_SDHC1, | |
272 | .flags = IORESOURCE_IRQ, | |
273 | }, { | |
274 | .start = DMA_REQ_SDHC1, | |
275 | .end = DMA_REQ_SDHC1, | |
276 | .flags = IORESOURCE_DMA, | |
277 | }, | |
1a02be0e SH |
278 | }; |
279 | ||
280 | static u64 mxc_sdhc1_dmamask = 0xffffffffUL; | |
281 | ||
282 | struct platform_device mxc_sdhc_device0 = { | |
283 | .name = "mxc-mmc", | |
284 | .id = 0, | |
285 | .dev = { | |
286 | .dma_mask = &mxc_sdhc1_dmamask, | |
287 | .coherent_dma_mask = 0xffffffff, | |
288 | }, | |
289 | .num_resources = ARRAY_SIZE(mxc_sdhc1_resources), | |
290 | .resource = mxc_sdhc1_resources, | |
291 | }; | |
292 | ||
293 | static struct resource mxc_sdhc2_resources[] = { | |
bf50bcc2 SH |
294 | { |
295 | .start = SDHC2_BASE_ADDR, | |
296 | .end = SDHC2_BASE_ADDR + SZ_4K - 1, | |
297 | .flags = IORESOURCE_MEM, | |
298 | }, { | |
299 | .start = MXC_INT_SDHC2, | |
300 | .end = MXC_INT_SDHC2, | |
301 | .flags = IORESOURCE_IRQ, | |
302 | }, { | |
303 | .start = DMA_REQ_SDHC2, | |
304 | .end = DMA_REQ_SDHC2, | |
305 | .flags = IORESOURCE_DMA, | |
306 | }, | |
1a02be0e SH |
307 | }; |
308 | ||
309 | static u64 mxc_sdhc2_dmamask = 0xffffffffUL; | |
310 | ||
311 | struct platform_device mxc_sdhc_device1 = { | |
312 | .name = "mxc-mmc", | |
313 | .id = 1, | |
314 | .dev = { | |
315 | .dma_mask = &mxc_sdhc2_dmamask, | |
316 | .coherent_dma_mask = 0xffffffff, | |
317 | }, | |
318 | .num_resources = ARRAY_SIZE(mxc_sdhc2_resources), | |
319 | .resource = mxc_sdhc2_resources, | |
320 | }; | |
321 | ||
f6d2fa7d | 322 | #ifdef CONFIG_MACH_MX27 |
627fb3b9 M |
323 | static struct resource otg_resources[] = { |
324 | { | |
325 | .start = OTG_BASE_ADDR, | |
326 | .end = OTG_BASE_ADDR + 0x1ff, | |
327 | .flags = IORESOURCE_MEM, | |
328 | }, { | |
329 | .start = MXC_INT_USB3, | |
330 | .end = MXC_INT_USB3, | |
331 | .flags = IORESOURCE_IRQ, | |
332 | }, | |
333 | }; | |
334 | ||
335 | static u64 otg_dmamask = 0xffffffffUL; | |
336 | ||
337 | /* OTG gadget device */ | |
338 | struct platform_device mxc_otg_udc_device = { | |
339 | .name = "fsl-usb2-udc", | |
340 | .id = -1, | |
341 | .dev = { | |
342 | .dma_mask = &otg_dmamask, | |
343 | .coherent_dma_mask = 0xffffffffUL, | |
344 | }, | |
345 | .resource = otg_resources, | |
346 | .num_resources = ARRAY_SIZE(otg_resources), | |
347 | }; | |
348 | ||
349 | /* OTG host */ | |
350 | struct platform_device mxc_otg_host = { | |
351 | .name = "mxc-ehci", | |
352 | .id = 0, | |
353 | .dev = { | |
354 | .coherent_dma_mask = 0xffffffff, | |
355 | .dma_mask = &otg_dmamask, | |
356 | }, | |
357 | .resource = otg_resources, | |
358 | .num_resources = ARRAY_SIZE(otg_resources), | |
359 | }; | |
360 | ||
361 | /* USB host 1 */ | |
362 | ||
363 | static u64 usbh1_dmamask = 0xffffffffUL; | |
364 | ||
365 | static struct resource mxc_usbh1_resources[] = { | |
366 | { | |
367 | .start = OTG_BASE_ADDR + 0x200, | |
368 | .end = OTG_BASE_ADDR + 0x3ff, | |
369 | .flags = IORESOURCE_MEM, | |
370 | }, { | |
371 | .start = MXC_INT_USB1, | |
372 | .end = MXC_INT_USB1, | |
373 | .flags = IORESOURCE_IRQ, | |
374 | }, | |
375 | }; | |
376 | ||
377 | struct platform_device mxc_usbh1 = { | |
378 | .name = "mxc-ehci", | |
379 | .id = 1, | |
380 | .dev = { | |
381 | .coherent_dma_mask = 0xffffffff, | |
382 | .dma_mask = &usbh1_dmamask, | |
383 | }, | |
384 | .resource = mxc_usbh1_resources, | |
385 | .num_resources = ARRAY_SIZE(mxc_usbh1_resources), | |
386 | }; | |
387 | ||
388 | /* USB host 2 */ | |
389 | static u64 usbh2_dmamask = 0xffffffffUL; | |
390 | ||
391 | static struct resource mxc_usbh2_resources[] = { | |
392 | { | |
393 | .start = OTG_BASE_ADDR + 0x400, | |
394 | .end = OTG_BASE_ADDR + 0x5ff, | |
395 | .flags = IORESOURCE_MEM, | |
396 | }, { | |
397 | .start = MXC_INT_USB2, | |
398 | .end = MXC_INT_USB2, | |
399 | .flags = IORESOURCE_IRQ, | |
400 | }, | |
401 | }; | |
402 | ||
403 | struct platform_device mxc_usbh2 = { | |
404 | .name = "mxc-ehci", | |
405 | .id = 2, | |
406 | .dev = { | |
407 | .coherent_dma_mask = 0xffffffff, | |
408 | .dma_mask = &usbh2_dmamask, | |
409 | }, | |
410 | .resource = mxc_usbh2_resources, | |
411 | .num_resources = ARRAY_SIZE(mxc_usbh2_resources), | |
412 | }; | |
f6d2fa7d | 413 | #endif |
627fb3b9 | 414 | |
23291df4 SH |
415 | static struct resource imx_ssi_resources0[] = { |
416 | { | |
417 | .start = SSI1_BASE_ADDR, | |
418 | .end = SSI1_BASE_ADDR + 0x6F, | |
419 | .flags = IORESOURCE_MEM, | |
420 | }, { | |
421 | .start = MXC_INT_SSI1, | |
422 | .end = MXC_INT_SSI1, | |
423 | .flags = IORESOURCE_IRQ, | |
424 | }, { | |
425 | .name = "tx0", | |
426 | .start = DMA_REQ_SSI1_TX0, | |
427 | .end = DMA_REQ_SSI1_TX0, | |
428 | .flags = IORESOURCE_DMA, | |
429 | }, { | |
430 | .name = "rx0", | |
431 | .start = DMA_REQ_SSI1_RX0, | |
432 | .end = DMA_REQ_SSI1_RX0, | |
433 | .flags = IORESOURCE_DMA, | |
434 | }, { | |
435 | .name = "tx1", | |
436 | .start = DMA_REQ_SSI1_TX1, | |
437 | .end = DMA_REQ_SSI1_TX1, | |
438 | .flags = IORESOURCE_DMA, | |
439 | }, { | |
440 | .name = "rx1", | |
441 | .start = DMA_REQ_SSI1_RX1, | |
442 | .end = DMA_REQ_SSI1_RX1, | |
443 | .flags = IORESOURCE_DMA, | |
444 | }, | |
445 | }; | |
446 | ||
447 | static struct resource imx_ssi_resources1[] = { | |
448 | { | |
449 | .start = SSI2_BASE_ADDR, | |
450 | .end = SSI2_BASE_ADDR + 0x6F, | |
451 | .flags = IORESOURCE_MEM, | |
452 | }, { | |
453 | .start = MXC_INT_SSI2, | |
454 | .end = MXC_INT_SSI2, | |
455 | .flags = IORESOURCE_IRQ, | |
456 | }, { | |
457 | .name = "tx0", | |
458 | .start = DMA_REQ_SSI2_TX0, | |
459 | .end = DMA_REQ_SSI2_TX0, | |
460 | .flags = IORESOURCE_DMA, | |
461 | }, { | |
462 | .name = "rx0", | |
463 | .start = DMA_REQ_SSI2_RX0, | |
464 | .end = DMA_REQ_SSI2_RX0, | |
465 | .flags = IORESOURCE_DMA, | |
466 | }, { | |
467 | .name = "tx1", | |
468 | .start = DMA_REQ_SSI2_TX1, | |
469 | .end = DMA_REQ_SSI2_TX1, | |
470 | .flags = IORESOURCE_DMA, | |
471 | }, { | |
472 | .name = "rx1", | |
473 | .start = DMA_REQ_SSI2_RX1, | |
474 | .end = DMA_REQ_SSI2_RX1, | |
475 | .flags = IORESOURCE_DMA, | |
476 | }, | |
477 | }; | |
478 | ||
479 | struct platform_device imx_ssi_device0 = { | |
480 | .name = "imx-ssi", | |
481 | .id = 0, | |
482 | .num_resources = ARRAY_SIZE(imx_ssi_resources0), | |
483 | .resource = imx_ssi_resources0, | |
484 | }; | |
485 | ||
486 | struct platform_device imx_ssi_device1 = { | |
487 | .name = "imx-ssi", | |
488 | .id = 1, | |
489 | .num_resources = ARRAY_SIZE(imx_ssi_resources1), | |
490 | .resource = imx_ssi_resources1, | |
491 | }; | |
492 | ||
fc80a5e3 JB |
493 | /* GPIO port description */ |
494 | static struct mxc_gpio_port imx_gpio_ports[] = { | |
bf50bcc2 | 495 | { |
fc80a5e3 JB |
496 | .chip.label = "gpio-0", |
497 | .irq = MXC_INT_GPIO, | |
058b7a6f | 498 | .base = IO_ADDRESS(GPIO_BASE_ADDR), |
9d631b83 | 499 | .virtual_irq_start = MXC_GPIO_IRQ_START, |
bf50bcc2 | 500 | }, { |
fc80a5e3 | 501 | .chip.label = "gpio-1", |
058b7a6f | 502 | .base = IO_ADDRESS(GPIO_BASE_ADDR + 0x100), |
9d631b83 | 503 | .virtual_irq_start = MXC_GPIO_IRQ_START + 32, |
bf50bcc2 | 504 | }, { |
fc80a5e3 | 505 | .chip.label = "gpio-2", |
058b7a6f | 506 | .base = IO_ADDRESS(GPIO_BASE_ADDR + 0x200), |
9d631b83 | 507 | .virtual_irq_start = MXC_GPIO_IRQ_START + 64, |
bf50bcc2 | 508 | }, { |
fc80a5e3 | 509 | .chip.label = "gpio-3", |
058b7a6f | 510 | .base = IO_ADDRESS(GPIO_BASE_ADDR + 0x300), |
9d631b83 | 511 | .virtual_irq_start = MXC_GPIO_IRQ_START + 96, |
bf50bcc2 | 512 | }, { |
fc80a5e3 | 513 | .chip.label = "gpio-4", |
058b7a6f | 514 | .base = IO_ADDRESS(GPIO_BASE_ADDR + 0x400), |
9d631b83 | 515 | .virtual_irq_start = MXC_GPIO_IRQ_START + 128, |
bf50bcc2 | 516 | }, { |
fc80a5e3 | 517 | .chip.label = "gpio-5", |
058b7a6f | 518 | .base = IO_ADDRESS(GPIO_BASE_ADDR + 0x500), |
9d631b83 | 519 | .virtual_irq_start = MXC_GPIO_IRQ_START + 160, |
fc80a5e3 JB |
520 | } |
521 | }; | |
522 | ||
523 | int __init mxc_register_gpios(void) | |
524 | { | |
525 | return mxc_gpio_init(imx_gpio_ports, ARRAY_SIZE(imx_gpio_ports)); | |
526 | } |