]>
Commit | Line | Data |
---|---|---|
3d9edf09 VB |
1 | /* |
2 | * TI DaVinci GPIO Support | |
3 | * | |
4 | * Copyright (c) 2006 David Brownell | |
5 | * Copyright (c) 2007, MontaVista Software, Inc. <source@mvista.com> | |
6 | * | |
7 | * This program is free software; you can redistribute it and/or modify | |
8 | * it under the terms of the GNU General Public License as published by | |
9 | * the Free Software Foundation; either version 2 of the License, or | |
10 | * (at your option) any later version. | |
11 | */ | |
12 | ||
13 | #ifndef __DAVINCI_GPIO_H | |
14 | #define __DAVINCI_GPIO_H | |
15 | ||
558de8a7 | 16 | #include <linux/io.h> |
dce1115b | 17 | #include <asm-generic/gpio.h> |
a09e64fb | 18 | #include <mach/hardware.h> |
558de8a7 | 19 | |
3d9edf09 VB |
20 | /* |
21 | * basic gpio routines | |
22 | * | |
23 | * board-specific init should be done by arch/.../.../board-XXX.c (maybe | |
24 | * initializing banks together) rather than boot loaders; kexec() won't | |
25 | * go through boot loaders. | |
26 | * | |
27 | * the gpio clock will be turned on when gpios are used, and you may also | |
28 | * need to pay attention to PINMUX0 and PINMUX1 to be sure those pins are | |
29 | * used as gpios, not with other peripherals. | |
30 | * | |
dce1115b DB |
31 | * On-chip GPIOs are numbered 0..(DAVINCI_N_GPIO-1). For documentation, |
32 | * and maybe for later updates, code should write GPIO(N) or: | |
3d9edf09 VB |
33 | * - GPIOV18(N) for 1.8V pins, N in 0..53; same as GPIO(0)..GPIO(53) |
34 | * - GPIOV33(N) for 3.3V pins, N in 0..17; same as GPIO(54)..GPIO(70) | |
35 | * | |
36 | * For GPIO IRQs use gpio_to_irq(GPIO(N)) or gpio_to_irq(GPIOV33(N)) etc | |
37 | * for now, that's != GPIO(N) | |
dce1115b DB |
38 | * |
39 | * GPIOs can also be on external chips, numbered after the ones built-in | |
40 | * to the DaVinci chip. For now, they won't be usable as IRQ sources. | |
3d9edf09 VB |
41 | */ |
42 | #define GPIO(X) (X) /* 0 <= X <= 70 */ | |
43 | #define GPIOV18(X) (X) /* 1.8V i/o; 0 <= X <= 53 */ | |
44 | #define GPIOV33(X) ((X)+54) /* 3.3V i/o; 0 <= X <= 17 */ | |
45 | ||
46 | struct gpio_controller { | |
47 | u32 dir; | |
48 | u32 out_data; | |
49 | u32 set_data; | |
50 | u32 clr_data; | |
51 | u32 in_data; | |
52 | u32 set_rising; | |
53 | u32 clr_rising; | |
54 | u32 set_falling; | |
55 | u32 clr_falling; | |
56 | u32 intstat; | |
57 | }; | |
58 | ||
59 | /* The __gpio_to_controller() and __gpio_mask() functions inline to constants | |
60 | * with constant parameters; or in outlined code they execute at runtime. | |
61 | * | |
62 | * You'd access the controller directly when reading or writing more than | |
63 | * one gpio value at a time, and to support wired logic where the value | |
64 | * being driven by the cpu need not match the value read back. | |
65 | * | |
66 | * These are NOT part of the cross-platform GPIO interface | |
67 | */ | |
68 | static inline struct gpio_controller *__iomem | |
69 | __gpio_to_controller(unsigned gpio) | |
70 | { | |
71 | void *__iomem ptr; | |
72 | ||
73 | if (gpio < 32) | |
dce1115b | 74 | ptr = IO_ADDRESS(DAVINCI_GPIO_BASE + 0x10); |
3d9edf09 | 75 | else if (gpio < 64) |
dce1115b | 76 | ptr = IO_ADDRESS(DAVINCI_GPIO_BASE + 0x38); |
3d9edf09 | 77 | else if (gpio < DAVINCI_N_GPIO) |
dce1115b | 78 | ptr = IO_ADDRESS(DAVINCI_GPIO_BASE + 0x60); |
3d9edf09 VB |
79 | else |
80 | ptr = NULL; | |
81 | return ptr; | |
82 | } | |
83 | ||
84 | static inline u32 __gpio_mask(unsigned gpio) | |
85 | { | |
86 | return 1 << (gpio % 32); | |
87 | } | |
88 | ||
89 | /* The get/set/clear functions will inline when called with constant | |
dce1115b | 90 | * parameters referencing built-in GPIOs, for low-overhead bitbanging. |
3d9edf09 | 91 | * |
dce1115b DB |
92 | * Otherwise, calls with variable parameters or referencing external |
93 | * GPIOs (e.g. on GPIO expander chips) use outlined functions. | |
3d9edf09 | 94 | */ |
3d9edf09 VB |
95 | static inline void gpio_set_value(unsigned gpio, int value) |
96 | { | |
dce1115b | 97 | if (__builtin_constant_p(value) && gpio < DAVINCI_N_GPIO) { |
3d9edf09 VB |
98 | struct gpio_controller *__iomem g; |
99 | u32 mask; | |
100 | ||
3d9edf09 VB |
101 | g = __gpio_to_controller(gpio); |
102 | mask = __gpio_mask(gpio); | |
103 | if (value) | |
104 | __raw_writel(mask, &g->set_data); | |
105 | else | |
106 | __raw_writel(mask, &g->clr_data); | |
107 | return; | |
108 | } | |
109 | ||
dce1115b | 110 | __gpio_set_value(gpio, value); |
3d9edf09 VB |
111 | } |
112 | ||
113 | /* Returns zero or nonzero; works for gpios configured as inputs OR | |
dce1115b | 114 | * as outputs, at least for built-in GPIOs. |
3d9edf09 | 115 | * |
dce1115b DB |
116 | * NOTE: for built-in GPIOs, changes in reported values are synchronized |
117 | * to the GPIO clock. This is easily seen after calling gpio_set_value() | |
118 | * and then immediately gpio_get_value(), where the gpio_get_value() will | |
119 | * return the old value until the GPIO clock ticks and the new value gets | |
120 | * latched. | |
3d9edf09 | 121 | */ |
3d9edf09 VB |
122 | static inline int gpio_get_value(unsigned gpio) |
123 | { | |
dce1115b | 124 | struct gpio_controller *__iomem g; |
3d9edf09 | 125 | |
dce1115b DB |
126 | if (!__builtin_constant_p(gpio) || gpio >= DAVINCI_N_GPIO) |
127 | return __gpio_get_value(gpio); | |
3d9edf09 VB |
128 | |
129 | g = __gpio_to_controller(gpio); | |
dce1115b | 130 | return __gpio_mask(gpio) & __raw_readl(&g->in_data); |
3d9edf09 VB |
131 | } |
132 | ||
dce1115b DB |
133 | static inline int gpio_cansleep(unsigned gpio) |
134 | { | |
135 | if (__builtin_constant_p(gpio) && gpio < DAVINCI_N_GPIO) | |
136 | return 0; | |
137 | else | |
138 | return __gpio_cansleep(gpio); | |
139 | } | |
3d9edf09 VB |
140 | |
141 | static inline int gpio_to_irq(unsigned gpio) | |
142 | { | |
dce1115b DB |
143 | if (gpio >= DAVINCI_N_GPIO) |
144 | return -EINVAL; | |
3d9edf09 VB |
145 | return DAVINCI_N_AINTC_IRQ + gpio; |
146 | } | |
147 | ||
148 | static inline int irq_to_gpio(unsigned irq) | |
149 | { | |
dce1115b | 150 | /* caller guarantees gpio_to_irq() succeeded */ |
3d9edf09 VB |
151 | return irq - DAVINCI_N_AINTC_IRQ; |
152 | } | |
153 | ||
154 | #endif /* __DAVINCI_GPIO_H */ |