]>
Commit | Line | Data |
---|---|---|
1da177e4 LT |
1 | /* |
2 | * linux/arch/arm/common/icst525.c | |
3 | * | |
4 | * Copyright (C) 2003 Deep Blue Solutions, Ltd, All Rights Reserved. | |
5 | * | |
6 | * This program is free software; you can redistribute it and/or modify | |
7 | * it under the terms of the GNU General Public License version 2 as | |
8 | * published by the Free Software Foundation. | |
9 | * | |
10 | * Support functions for calculating clocks/divisors for the ICST525 | |
11 | * clock generators. See http://www.icst.com/ for more information | |
12 | * on these devices. | |
13 | */ | |
14 | #include <linux/module.h> | |
15 | #include <linux/kernel.h> | |
16 | ||
17 | #include <asm/hardware/icst525.h> | |
18 | ||
19 | /* | |
20 | * Divisors for each OD setting. | |
21 | */ | |
22 | static unsigned char s2div[8] = { 10, 2, 8, 4, 5, 7, 9, 6 }; | |
23 | ||
64fceb1d | 24 | unsigned long icst525_hz(const struct icst_params *p, struct icst_vco vco) |
1da177e4 LT |
25 | { |
26 | return p->ref * 2 * (vco.v + 8) / ((vco.r + 2) * s2div[vco.s]); | |
27 | } | |
28 | ||
64fceb1d | 29 | EXPORT_SYMBOL(icst525_hz); |
1da177e4 LT |
30 | |
31 | /* | |
32 | * Ascending divisor S values. | |
33 | */ | |
34 | static unsigned char idx2s[] = { 1, 3, 4, 7, 5, 2, 6, 0 }; | |
35 | ||
39c0cb02 | 36 | struct icst_vco |
64fceb1d | 37 | icst525_hz_to_vco(const struct icst_params *p, unsigned long freq) |
1da177e4 | 38 | { |
39c0cb02 | 39 | struct icst_vco vco = { .s = 1, .v = p->vd_max, .r = p->rd_max }; |
1da177e4 LT |
40 | unsigned long f; |
41 | unsigned int i = 0, rd, best = (unsigned int)-1; | |
42 | ||
43 | /* | |
44 | * First, find the PLL output divisor such | |
45 | * that the PLL output is within spec. | |
46 | */ | |
47 | do { | |
48 | f = freq * s2div[idx2s[i]]; | |
49 | ||
50 | /* | |
51 | * f must be between 10MHz and | |
52 | * 320MHz (5V) or 200MHz (3V) | |
53 | */ | |
e73a46a3 | 54 | if (f > p->vco_min && f <= p->vco_max) |
1da177e4 LT |
55 | break; |
56 | } while (i < ARRAY_SIZE(idx2s)); | |
57 | ||
d1d8f7de | 58 | if (i >= ARRAY_SIZE(idx2s)) |
1da177e4 LT |
59 | return vco; |
60 | ||
61 | vco.s = idx2s[i]; | |
62 | ||
63 | /* | |
64 | * Now find the closest divisor combination | |
65 | * which gives a PLL output of 'f'. | |
66 | */ | |
67 | for (rd = p->rd_min; rd <= p->rd_max; rd++) { | |
68 | unsigned long fref_div, f_pll; | |
69 | unsigned int vd; | |
70 | int f_diff; | |
71 | ||
72 | fref_div = (2 * p->ref) / rd; | |
73 | ||
74 | vd = (f + fref_div / 2) / fref_div; | |
75 | if (vd < p->vd_min || vd > p->vd_max) | |
76 | continue; | |
77 | ||
78 | f_pll = fref_div * vd; | |
79 | f_diff = f_pll - f; | |
80 | if (f_diff < 0) | |
81 | f_diff = -f_diff; | |
82 | ||
83 | if ((unsigned)f_diff < best) { | |
84 | vco.v = vd - 8; | |
85 | vco.r = rd - 2; | |
86 | if (f_diff == 0) | |
87 | break; | |
88 | best = f_diff; | |
89 | } | |
90 | } | |
91 | ||
92 | return vco; | |
93 | } | |
94 | ||
64fceb1d | 95 | EXPORT_SYMBOL(icst525_hz_to_vco); |